

MN74HC242/MN74HC242S

Inverting Quad TRI-STATE Transceivers

Description

MN74HC242/MN74HC242S are high-speed tri-state output, inverting buffers which synchronously transfer the input bi-directionally through the data bus line. Large current output makes possible high-speed operation for driving a large capacity bus line. These ICs have input $\bar{G}AB$ where output A becomes enabled at "H" output, and input $\bar{G}AB$ where output B becomes enabled at "L" output. Adoption of the silicon gate CMOS process makes possible low power consumption, a high noise allowance, and an operation speed equivalent to LS TTL; LS TTL 15-inputs can be directly driven.

Resistors and diodes are used in the V_{DD} and V_{SS} in order to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS Logic Family.


Truth table

Control Input		Data Port Status	
$\bar{G}AB$	GBA	A	B
H	H	OUTPUT	INPUT
L	H	*	*
H	L	Hi-Z	Hi-Z
L	L	INPUT	OUTPUT


Note:

1. * : When the transceiver operates bi-directionally at the same time, destructive oscillation might occur.
2. Hi-Z: High impedance

Logic diagram



P-1




14-pin plastic DIL package

P-2



14-pin Pinflat package (SO-14D)

Pin configuration (top view)



■ Absolute maximum ratings

Item			Sym.	Rating	Unit
Supply voltage			V_{DD}	$-0.5 \sim 7.0$	V
Input/output voltage			V_i, V_o	$-0.5 \sim V_{DD} + 0.5$	V
Input current			I_i	± 20	mA
Output current			I_o	± 35	mA
Power dissipation	MN74HC242	$T_a = -40 \sim +60^{\circ}\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		Decrease to 200mW at the rate of 8mW/ $^{\circ}\text{C}$	
	MN74HC242S	$T_a = -40 \sim +60^{\circ}\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		Decrease to 200mW at the rate of 3.8mW/ $^{\circ}\text{C}$	
Storage temperature range			T_{stg}	$-65 \sim +150$	$^{\circ}\text{C}$
Supply current			I_{DD}, I_{SS}	± 50	mA

■ Recommended operating conditions

Item	Sym	Rating	Unit
Operating supply voltage	V_{DD}	1.4~6.0	V
Input voltage	V_I	0~ V_{DD}	V
Operating temperature range	T_{opr}	-40~+85	°C
Input rise and fall time	t_r, t_f	0~500	ns

■ DC characteristics ($V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$)

Item	Sym.	Test conditions	$T_a = -40^\circ\text{C}$		$T_a = +25^\circ\text{C}$		$T_a = +85^\circ\text{C}$		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Quiescent supply current	I_{DD}	$V_I = V_{DD}$ or V_{SS}		4		4		40	μA
High level input voltage	V_{IH}	$V_O = 0.5V$ $ I_O \leq 1\mu A$	$V_{DD} = 4.5V$	3.15		3.15		3.15	V
			$V_{DD} = 5.0V$	3.50		3.50		3.50	
			$V_{DD} = 5.5V$	3.85		3.85		3.85	
Low level input voltage	V_{IL}	$V_O = V_{DD} - 1.0V$ $ I_O \leq 1\mu A$	$V_{DD} = 4.5V$		0.9		0.9		V
			$V_{DD} = 5.0V$		1.0		1.0		
			$V_{DD} = 5.5V$		1.1		1.1		
Input current	$\pm I_I$	Pin ① or ⑬, $V_I = V_{DD}$ or V_{SS}		0.3		0.3		1	μA
High level output voltage	V_{OH}	$V_I = V_{DD}$ or V_{SS} , $ I_O \leq 1\mu A$	$V_{DD}-0.05$		$V_{DD}-0.05$		$V_{DD}-0.05$		V
Low level output voltage	V_{OL}	$V_I = V_{DD}$ or V_{SS} , $ I_O \leq 1\mu A$		0.05		0.05		0.05	V
High level output current	I_{OH}	$V_I = V_{DD}$ or V_{SS} , $V_O = V_{DD} - 0.8V$	-9		-7.5		-6		mA
Low level output current	I_{OL}	$V_I = V_{DD}$ or V_{SS} , $V_O = 0.4V$	9		7.5		6		mA
Output leakage current	$\pm I_{OZ}$	Pin ③~⑥, ⑧~⑪ $V_I = V_{DD}$ or V_{SS} , $V_O = V_{DD}$ or V_{SS}		0.4		0.4		1	μA


■ AC characteristics ($V_{DD} = 5V$, $V_{SS} = 0V$, $T_a = 25^\circ\text{C}$, Input transition time $\leq 6\text{ns}$, $C_L = 50\text{pF}$)

Item	Sym.	Test conditions	Min.	Typ.	Max.	Unit
Output rise time	t_{TLH}				15	ns
Output fall time	t_{THL}				15	ns
Propagation itme (L→H) A→B	t_{PLH}				20	ns
Propagation itme (H→L) A→B	t_{PHL}				20	ns
Propagation time (L→H)	t_{PLH}				20	ns
Propagation time (H→L)	t_{PHL}				20	ns
3-state propagation time (H→Z)	t_{PHZ}	$R_I = 1k\Omega$			20	ns
3-state propagation time (L→Z)	t_{PLZ}	$R_I = 1k\Omega$			20	ns
3-state propagation time (Z→H)	t_{PZH}	$R_I = 1k\Omega$			20	ns
3-state propagation time (Z→L)	t_{PZL}	$R_I = 1k\Omega$			20	ns


※ Switching time measurement circuit and waveform

[1] t_{TLH} , t_{THL} , t_{PLH} , t_{PHL} (A → B or B → A)

1. Measurement circuit




2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measurement circuit



2. Waveforms (t_{PHZ} , t_{PZH} , t_{PLZ} , t_{PZL})



[3] t_{PLZ} , t_{PZL}

1. Measurement circuit

