
## 3.3-V PHASE-LOCK LOOP CLOCK DRIVER

**PW PACKAGE** (TOP VIEW)

SCAS624C - APRIL 1999 - REVISED DECEMBER 2004



- Designed to Meet PC133 SDRAM Registered DIMM Specification Rev. 0.9
- **Spread Spectrum Clock Compatible**
- Operating Frequency 25 MHz to 140 MHz
- Static Phase Error Distribution at 66 MHz to 133 MHz is ±125 ps
- Jitter (cyc-cyc) at 66 MHz to 133 MHz Is |70| ps
- **Available in Plastic 24-Pin TSSOP**

#### description

to precisely align, in 13th frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically, esigned for use with synchronous DRAMs. The CDCF2509 operates at 3.3 V V<sub>CC</sub>. It also provides integrated scries-damping resistors that make it ideal for driving point-to-point loads.

One bank whive curp is and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output signal duty cycle, a e adjusted to 50%, independent of the duty cycle at CLK. Each bank of outputs is enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDCF2509 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDCF2509 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping AV<sub>CC</sub> to ground.

The CDCF2509 is characterized for operation from 0°C to 85°C.

For application information refer to application reports High Speed Distribution Design Techniques for CDC509/516/2509/2510/2516 (literature number SLMA003) and Using CDC2509A/2510A PLL with Spread Spectrum Clocking (SSC) (literature number SCAA039).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## **FUNCTION TABLE OUTPUTS INPUTS** NO JEE CONTRIBETOR AS A REPLACE INTERVIOR OF THE PLACE INTERVIOR OF 1Y 1**G** 2G CLK **FBOUT** (0:4)(0:3)functional block diagram CLK \_\_\_\_\_\_ PLL 16 2Y3 FBIN 13 12 FBOUT AVCC -**AVAILABLE OPTIONS PACKAGE** $T_A$ SMALL OUTLINE (PW) 0°C to 85°C CDCF2509PWR



SCAS624C - APRIL 1999 - REVISED DECEMBER 2004

#### **Terminal Functions**

TERMINAL		T\/DE	DESCRIPTION					
NAME	NO.	TYPE	DESCRIPTION					
CLK	24	_	Clock input. CLK provides the clock signal to be distributed by the CDCF2509 clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. On the circuit is powered up and a valid CLK signal is applied, a stabilization time is requires to the PLL to phase lock the feedback signal to its reference signal.					
FBIN	13	I	Feedback input. FBIN provides the feedback signal to the internal PLL field, must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLX and FBIN so that there is nominally zero phase error between CLK and FBIN.					
1G	11	I	Output bank enable. 1G is the output enable for outputs $\frac{1}{2}$ (0:4) When 1G is low, outputs $\frac{1}{2}$ (0:4) are disabled to a logic-low state. When 1G is high, all outputs $\frac{1}{2}$ (0:4) are enabled and switched at the same frequency as CLK.					
2G	14	I	Output bank enable. 2G is the output enable to outputs 2 (0:3). When 2G is low, outputs 2Y(0:3) are disabled to a logic low state. When 2G is high, all curbus 2Y(0:3) are enabled and switch at the same frequency as CLK.					
FBOUT	12	0	Feedback output. FBOUT is dedicated for external leedback. It switches at the same frequency as CLK. When externally wired to FBI $1/F$ DOUT completes the feedback loop of the PLL. FBOUT has an integrated 25- $\Omega$ series-damping vesistic.					
1Y (0:4)	3, 4, 5, 8, 9	0	Clock outputs. These cutputs provide low-skew copies of CLK. Output bank 1Y(0:4) is enabled via the 1G input. These outputs can be disabled to a logic-low state by deasserting the 1G control input. Each output has an introduct d $25-\Omega$ series-damping resistor.					
2Y (0:3)	21, 20, 17, 16	0	Clock outputs: It gives outputs provide low-skew copies of CLK. Output bank 2Y(0:3) is enabled via the 2G input. These outputs are be disabled to a logic-low state by deasserting the 2G control input. Each output $K > 0$ integrate 1 25- $\Omega$ series-damping resistor.					
AVCC	23	Power	Analysis by English AVCC provides the power reference for the analog circuitry. In addition, AVCC can be sed to typically the PLL for test purposes. When AVCC is strapped to ground, PLL is bypassed and is by fered directly to the device outputs.					
AGND	1	Ground	anal g ground. AGND provides the ground reference for the analog circuitry.					
Vcc	2, 10, 15, 22	PIME	Fow rsupply					
GND	6, 7, 18, 19	Ground	<b>C</b> ound					



SCAS624C - APRIL 1999 - REVISED DECEMBER 2004

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, AV <sub>CC</sub> (see Note 1)	
Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 2)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state,	C
$V_{O}$ (see Notes 2 and 3)	6 5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, lik $(V_1 < 0)$	–50 MA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Continuous current through each $V_{CC}$ or GND	0.7 W
Storage temperature range, T <sub>stq</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent dam to to the decide. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicate to der "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. AVCC must not exceed VCC.
  - put clamp-current ratings are observed. 2. The input and output negative-voltage ratings may be exceeded i
  - 3. This value is limited to 4.6 V maximum.
  - 4. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data* Book, literature number SCBD002.

### recommended operating conditions (see

	MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub> , AV <sub>CC</sub>	3	3.6	V
High-level input voltage, VIH	2		V
Low-level input voltage, V <sub>IL</sub>		8.0	V
Input voltage, V <sub>I</sub>	0	VCC	V
High-level output current, IOH		-12	mA
Low-level output current, IOL		12	mA
Operating free-air temperature TA	0	85	°C

or low to prevent them from floating.

#### recommended ranges of supply voltage and operating free-air timing requirements ov temperature

		MIN	MAX	UNIT
f <sub>clk</sub>	Clock frequency	25	140	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time <sup>‡</sup>		1	ms

<sup>‡</sup>Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.



SCAS624C - APRIL 1999 - REVISED DECEMBER 2004

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> , AV <sub>CC</sub>	MIN	TYP†	MAX	UNIT
VIK	Input clamp voltage	$I_{I} = -18 \text{ mA}$	3 V			-1.2	V
		I <sub>OH</sub> = -100 μA	MIN to MAX	V <sub>CC</sub> -0.2	•		
∨он	High-level output voltage	$I_{OH} = -12 \text{ mA}$	3 V	2.1	9		V
		$I_{OH} = -6 \text{ mA}$	3 V	2.4	~		
		I <sub>OL</sub> = 100 μA	MIN to MAX	10.	7,	0.2	
VOL	Low-level output voltage	$I_{OL} = 12 \text{ mA}$	3 V	0 4		0.8	V
		$I_{OL} = 6 \text{ mA}$	34			0.55	
		V <sub>O</sub> = 1 V	3.135	-32			
lOH	High-level output current	V <sub>O</sub> = 1.65 V	3.3 V		-36		
		V <sub>O</sub> = 3.135 V	3.465 ₩			-12	
		V <sub>O</sub> = 1.95 V	2435	34			
lOL	Low-level output current	V <sub>O</sub> = 1.65 V	3.3 V		40		
		V <sub>O</sub> = 0.4 V	3.465 V			14	
II	Input current	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			±5	μΑ
lcc <sup>‡</sup>	Supply current	V <sub>I</sub> = V <sub>CC</sub> or GND, Outputs: low or high	3.6 V			10	μΑ
ΔICC	Change in supply current	One input at Voc - 0.6 V, Other inputs to C or CND	3.3 V to 3.6 V		_	500	μΑ
Ci	Input capacitance	VI = VQC (ND	3.3 V		4		pF
Co	Output capacitance	VO F OF CALL	3.3 V		6		pF

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ For I<sub>CC</sub> of AV<sub>CC</sub>, and I<sub>CC</sub> vs Frequence (see Fig. 42 and 9).

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L=25\,\mathrm{pt}$ (see Note 6 and Figures 1 and 2)§

	PARAMETER	FROM	TO	$V_{CC}$ , $AV_{CC}$ = 3.3 V $\pm$ 0.3 V			UNIT
	10 cV	(INPUT)	(OUTPUT)	MIN	TYP	MAX	
	Phase error time — static (normalized) (See Figures 3–6,	CLKIN↑ = 66 MHz to133 MHz	FBIN↑	-125		125	ps
t <sub>sk(o)</sub>	Output skew time¶	Any Y or FBOUT	Any Y or FBOUT			200	ps
	Phase error time – jitter (see Note 7)	Ollica CO MILITA 400 MILITA	Any Y or FBOUT	-50		50	
	(O. a. Fissure 7)	Clkin = 66 MHz to 100 MHz	Any Y or FBOUT		70		ps
	Jitter <sub>(cycle-cycle)</sub> (See Figure 7)	Clkin = 100 MHz to 133 MHz	Any Y or FBOUT		65		
	Duty cycle	F(clkin > 60 MHz)	Any Y or FBOUT	45%		55%	
t <sub>r</sub>	Rise time (See Notes 8 and 9)	V <sub>O</sub> = 1.2 V to 1.8 V, IBIS simulation	Any Y or FBOUT	2.5		1	V/ns
tf	Fall time (See Notes 8 and 9)	V <sub>O</sub> = 1.2 V to 1.8 V, IBIS simulation	Any Y or FBOUT	2.5		1	V/ns

<sup>§</sup> These parameters are not production tested.

- 8. This is equivalent to 0.8 ns/2.5 ns and 0.8 ns/2.7 ns into standard 500 Ω/ 30 pf load for output swing of 0.4 V to 2 V.
- 9. 64 MB DIMM configuration according to PC SDRAM Registered DIMM Design Support Document, Figure 20 and Table 13.

Intel is a trademark of Intel Corporation.

PC SDRAM Register DIMM Design Support Document is published by Intel Corporation.




 $<sup>\</sup>P$  The  $t_{Sk(0)}$  specification is only valid for equal loading of all outputs.

NOTES: `6. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

<sup>7.</sup> Calculated per PC DRAM SPEC ( $t_{phase\ error}$ , static – jitter(cycle-to-cycle)).

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characters 3 MHz,  $Z_O = 50 \Omega$ ,  $t_r \le 1.2$  ns,  $t_f \le 1.2$  ns.
- C. The outputs are measured one at a time with one transition per n





Figure 2. Phase Error and Skew Calculations



#### **TYPICAL CHARACTERISTICS**

#### PHASE ADJUSTMENT SLOPE AND PHASE ERROR


### LOAD CAPACITANCE



## NOTES: A. Trace feedback length FBOUT to BN = 5 km $Z_O = 50 \Omega$ , phase error measured from CLK to $Y_D$


B. C(I F) = Lumped feedback capa trance at I PIN

## CLOCK PREQUENCY




NOTE A: Trace feedback length FBOUT to FBIN = 5 mm,  $Z_0$  = 50  $\Omega$ 

### PHASE ERROR vs






#### TYPICAL CHARACTERISTICS



NOTES: A. Trace feedback length FBOUT to FBIN = 5 vn, Z


- B. Phase error measured from CLK to FB
- C. C<sub>(LY)</sub> = Lumped capacitive load at
- D. C(LF) = Lumped feedback capacitance at F3

## ANALOG SUPPLY CUR (EN



NOTES: A. C<sub>(LY)</sub> = Lumped capacitive load at Y

B.  $C_{(LF)}^{(-1)}$  = Lumped feedback capacitance at FBIN





www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
CDCF2509PWR	NRND	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	CDCF2509
CDCF2509PWR.B	NRND	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	CDCF2509

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.


<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated