National Semiconductor

August 19, 2009

LP38690-ADJ/LP38692-ADJ

1A Low Dropout CMOS Linear Regulators with Adjustable Output
Stable with Ceramic Output Capacitors

General Description

The LP38690/2-ADJ low dropout CMOS linear regulators provide 2.5% precision reference voltage, extremely low dropout voltage (450mV @ 1A load current, V_{OUT} = 5V) and excellent AC performance utilizing ultra low ESR ceramic output capacitors.

The low thermal resistance of the LLP and SOT-223 packages allow the full operating current to be used even in high ambient temperature environments.

The use of a PMOS power transistor means that no DC base drive current is required to bias it allowing ground pin current to remain below 100 µA regardless of load current, input voltage, or operating temperature.

Dropout Voltage: 450 mV (typ) @ 1A (typ. 5V out).

Ground Pin Current: 55 µA (typ) at full load.

Adjust Pin Voltage: 2.5% (25°C) accuracy.

Features

- Output voltage range of 1.25V - 9V
- 2.5% adjust pin voltage accuracy (25°C)
- Low dropout voltage: 450mV @ 1A (typ, 5V out)
- Wide input voltage range (2.7V to 10V)
- Precision (trimmed) bandgap reference
- Guaranteed specs for -40°C to +125°C
- 1µA off-state quiescent current
- Thermal overload protection
- Foldback current limiting
- SOT-223 and 6-Lead LLP packages
- Enable pin (LP38692-ADJ)

Applications

- Hard Disk Drives
- Notebook Computers
- Battery Powered Devices
- Portable Instrumentation

Typical Application Circuits



20126701



20126702

$$V_{OUT} = V_{ADJ} \times (1 + R1/R2)$$

Note: *Minimum value required for stability.

Connection Diagrams



20126703

SOT-223, Top View
LP38692MP-ADJ



20126704

6-Lead LLP, Bottom View
LP38690SD-ADJ



20126705

6-Lead LLP, Bottom View
LP38692SD-ADJ

Pin Descriptions

Pin	Description
V_{IN}	This is the input supply voltage to the regulator. For LLP package devices, both V_{IN} pins must be tied together for full current operation (500mA maximum per pin).
GND	Circuit ground for the regulator. This is connected to the die through the lead frame, and also functions as the heat sink when the large ground pad is soldered down to a copper plane.
V_{OUT}	Regulated output voltage.
V_{EN}	The enable pin allows the part to be turned ON and OFF by pulling this pin high or low.
ADJ	The adjust pin is used to set the regulated output voltage by connecting it to the external resistors R1 and R2 (see Typical Application Circuit).

Ordering Information

Order Number	Package Marking	Package Type	Package Drawing	Supplied As
LP38690SD-ADJ	L112B	6-Lead LLP	SDE06A	1000 Units Tape and Reel
LP38692SD-ADJ	L122B	6-Lead LLP	SDE06A	1000 Units Tape and Reel
LP38692MP-ADJ	LJNB	SOT-223	MP05A	1000 Units Tape and Reel
LP38690SDX-ADJ	L112B	6-Lead LLP	SDE06A	4500 Units Tape and Reel
LP38692SDX-ADJ	L122B	6-Lead LLP	SDE06A	4500 Units Tape and Reel
LP38692MPX-ADJ	LJNB	SOT-223	MP05A	2000 Units Tape and Reel

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature Range	−65°C to +150°C
Lead Temp. (Soldering, 5 seconds)	260°C
ESD Rating (Note 3)	2 kV
Power Dissipation (Note 2)	Internally Limited
V(max) All pins (with respect to GND)	-0.3V to 12V
I_{OUT}	Internally Limited
Junction Temperature	−40°C to +150°C

Operating Ratings

V_{IN} Supply Voltage	2.7V to 10V
Operating Junction Temperature Range	−40°C to +125°C

Electrical Characteristics

Limits in standard typeface are for T_J = 25°C, and limits in **boldface type** apply over the full operating temperature range. Unless otherwise specified: $V_{IN} = V_{OUT}$ + 1V, $C_{IN} = C_{OUT}$ = 10 µF, I_{LOAD} = 10mA. Min/Max limits are guaranteed through testing, statistical correlation, or design.

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units
V_{ADJ}	ADJ Pin Voltage	V_{IN} = 2.7V	1.219	1.25	1.281	V
		3.2V ≤ V_{IN} ≤ 10V 100 µA < I_L < 1A	**1.187**	1.25	**1.313**	
$\Delta V_O/\Delta V_{IN}$	Output Voltage Line Regulation (Note 6)	V_O + 0.5V ≤ V_{IN} ≤ 10V I_L = 25mA		0.03	**0.1**	%/V
$\Delta V_O/\Delta I_L$	Output Voltage Load Regulation (Note 7)	1 mA < I_L < 1A $V_{IN} = V_O$ + 1V		1.8	**5**	%/A
$V_{IN} - V_O$	Dropout Voltage (Note 8)	(V_O = 1.8V) I_L = 1A		950	**1600**	mV
		(V_O = 2.5V) I_L = 0.1A I_L = 1A		80 800	**145** **1300**	
		(V_O = 3.3V) I_L = 0.1A I_L = 1A		65 650	**110** **1000**	
		(V_O = 5V) I_L = 0.1A I_L = 1A		45 450	**100** **800**	
I_Q	Quiescent Current	V_{IN} ≤ 10V, I_L = 100 µA - 1A		55	**100**	µA
		V_{EN} ≤ 0.4V, (LP38692-ADJ Only)		0.001	1	
I_L(MIN)	Minimum Load Current	$V_{IN} - V_O$ ≤ 4V			**100**	
I_{FB}	Foldback Current Limit	$V_{IN} - V_O$ > 5V		450		mA
		$V_{IN} - V_O$ < 4V		1500		
PSRR	Ripple Rejection	$V_{IN} = V_O$ + 2V(DC), with 1V(p-p) / 120Hz Ripple		55		dB
T_{SD}	Thermal Shutdown Activation (Junction Temp)			160		°C
T_{SD} (HYST)	Thermal Shutdown Hysteresis (Junction Temp)			10		
I_{ADJ}	ADJ Input Leakage Current	V_{ADJ} = 0 - 1.5V V_{IN} = 10V	-100	0.01	100	nA

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units
e_n	Output Noise	BW = 10Hz to 10kHz V_O = 3.3V		0.7		$\mu V/\sqrt{Hz}$
V_O (LEAK)	Output Leakage Current	$V_O = V_O(NOM) + 1V$ @ $10V_{IN}$		0.5	2	µA
V_{EN}	Enable Voltage (LP38692-ADJ Only)	Output = OFF			**0.4**	V
		Output = ON, V_{IN} = 4V	**1.8**			
		Output = ON, V_{IN} = 6V	**3.0**			
		Output = ON, V_{IN} = 10V	**4.0**			
I_{EN}	Enable Pin Leakage (LP38692-ADJ Only)	V_{EN} = 0V or 10V, V_{IN} = 10V	-1	0.001	1	µA

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Operating ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications, see Electrical Characteristics. Specifications do not apply when operating the device outside of its rated operating conditions.

Note 2: At elevated temperatures, device power dissipation must be derated based on package thermal resistance and heatsink values (if a heatsink is used). The junction-to-ambient thermal resistance (θ_{J-A}) for the SOT-223 is approximately 125 °C/W for a PC board mounting with the device soldered down to minimum copper area (less than 0.1 square inch). If one square inch of copper is used as a heat dissipator for the SOT-223, the θ_{J-A} drops to approximately 70 °C/W. The θ_{J-A} values for the LLP package are also dependent on trace area, copper thickness, and the number of thermal vias used (refer to application note AN-1187). If power disspation causes the junction temperature to exceed specified limits, the device will go into thermal shutdown.

Note 3: ESD is tested using the human body model which is a 100pF capacitor discharged through a 1.5k resistor into each pin.

Note 4: Typical numbers represent the most likely parametric norm for 25°C operation.

Note 5: If used in a dual-supply system where the regulator load is returned to a negative supply, the output pin must be diode clamped to ground.

Note 6: Output voltage line regulation is defined as the change in output voltage from nominal value resulting from a change in input voltage.

Note 7: Output voltage load regulation is defined as the change in output voltage from nominal value as the load current increases from 1mA to full load.

Note 8: Dropout voltage is defined as the minimum input to output differential required to maintain the output within 100mV of nominal value.

Block Diagrams



FIGURE 1. LP38690-ADJ Functional Diagram (LLP)



FIGURE 2. LP38692-ADJ Functional Diagram (SOT-223, LLP)

Typical Performance Characteristics

Unless otherwise specified: $T_J = 25°C$, $C_{IN} = C_{OUT} = 10\ \mu F$, enable pin is tied to V_{IN} (LP38692-ADJ only), $V_O = 1.25V$, $V_{IN} = 2.7V$, $I_L = 10mA$.

Noise vs Frequency



20126735

Noise vs Frequency



20126736

Noise vs Frequency



20126737

Ripple Rejection



20126717

Ripple Rejection



20126719

Ripple Rejection



20126721

V_{ADJ} vs Temperature



20126730

Line Transient Response



20126723

Line Transient Response



20126724

Line Transient Response



20126725

Line Transient Response



20126726

Line Transient Response



20126727

Line Transient Response



20126728

Load Transient Response



20126740

Load Transient Response



20126741

Load Transient Response



20126742

Load Transient Response



20126743

Load Transient Response



20126744

V_{OUT} vs V_{IN} , V_{OUT} = 1.25V



20126758

V_{OUT} vs V_{IN} , V_{OUT} = 1.80V



20126759

V_{OUT} vs V_{IN} (Power-Up)



20126760

V_{OUT} vs V_{EN}, ON (LP38692 Only)



20126761

V_{OUT} vs V_{EN}, OFF (LP38692 Only)



20126762

Minimum V_{IN} vs I_{OUT}



20126750

Dropout Voltage vs I_{OUT}



20126751

Enable Voltage vs Temperature



20126753

Load Regulation vs Temperature



20126754

Line Regulation vs Temperature



20126755

Application Hints

EXTERNAL CAPACITORS

Like any low-dropout regulator, external capacitors are required to assure stability. These capacitors must be correctly selected for proper performance.

INPUT CAPACITOR: An input capacitor of at least 1µF is required (ceramic recommended). The capacitor must be located not more than one centimeter from the input pin and returned to a clean analog ground.

OUTPUT CAPACITOR: An output capacitor is required for loop stability. It must be located less than 1 centimeter from the device and connected directly to the output and ground pins using traces which have no other currents flowing through them.

The minimum amount of output capacitance that can be used for stable operation is 1µF. Ceramic capacitors are recommended (the LP38690/2-ADJ was designed for use with ultra low ESR capacitors). The LP38690/2-ADJ is stable with any output capacitor ESR between zero and 100 Ohms.

SETTING THE OUTPUT VOLTAGE: The output voltage is set using the external resistors R1 and R2 (see Typical Application Circuit). The output voltage will be given by the equation:

$$V_{OUT} = V_{ADJ} \times (1 + (R1 / R2))$$

Because the part has a minimum load current requirement of 100 µA, it is recommended that R2 always be 12k Ohms or less to provide adequate loading. Even if a minimum load is always provided by other means, it is not recommended that very high value resistors be used for R1 and R2 because it can make the ADJ node susceptible to noise pickup. A maximum value of 100k is recommended for R2 to prevent this from occurring.

ENABLE PIN (LP38692-ADJ only): The LP38692–ADJ has an Enable pin (EN) which allows an external control signal to turn the regulator output On and Off. The Enable On/Off threshold has no hysteresis. The voltage signal must rise and fall cleanly, and promptly, through the ON and OFF voltage thresholds. The Enable pin has no internal pull-up or pull-down to establish a default condition and, as a result, this pin must be terminated either actively or passively. If the Enable pin is driven from a source that actively pulls high and low, the drive voltage should not be allowed to go below ground potential or higher than V_{IN}. If the application does not require the Enable function, the pin should be connected directly to the V_{IN} pin.

FOLDBACK CURRENT LIMITING: Foldback current limiting is built into the LP38690/2-ADJ which reduces the amount of output current the part can deliver as the output voltage is reduced. The amount of load current is dependent on the differential voltage between V_{IN} and V_{OUT}. Typically, when this differential voltage exceeds 5V, the load current will limit at about 450 mA. When the V_{IN} -V_{OUT} differential is reduced below 4V, load current is limited to about 1500 mA.

SELECTING A CAPACITOR

It is important to note that capacitance tolerance and variation with temperature must be taken into consideration when selecting a capacitor so that the minimum required amount of capacitance is provided over the full operating temperature range.

Capacitor Characteristics

CERAMIC

For values of capacitance in the 10 to 100 µF range, ceramics are usually larger and more costly than tantalums but give superior AC performance for bypassing high frequency noise because of very low ESR (typically less than 10 mΩ). However, some dielectric types do not have good capacitance characteristics as a function of voltage and temperature.

Z5U and Y5V dielectric ceramics have capacitance that drops severely with applied voltage. A typical Z5U or Y5V capacitor can lose 60% of its rated capacitance with half of the rated voltage applied to it. The Z5U and Y5V also exhibit a severe temperature effect, losing more than 50% of nominal capacitance at high and low limits of the temperature range.

X7R and X5R dielectric ceramic capacitors are strongly recommended if ceramics are used, as they typically maintain a capacitance range within ±20% of nominal over full operating ratings of temperature and voltage. Of course, they are typically larger and more costly than Z5U/Y5U types for a given voltage and capacitance.

TANTALUM

Solid Tantalum capacitors have good temperature stability: a high quality Tantalum will typically show a capacitance value that varies less than 10-15% across the full temperature range of -40°C to 125°C. ESR will vary only about 2X going from the high to low temperature limits.

The increasing ESR at lower temperatures can cause oscillations when marginal quality capacitors are used (if the ESR of the capacitor is near the upper limit of the stability range at room temperature).

PCB LAYOUT

Good PC layout practices must be used or instability can be induced because of ground loops and voltage drops. The input and output capacitors must be directly connected to the input, output, and ground pins of the regulator using traces which do not have other currents flowing in them (Kelvin connect).

The best way to do this is to lay out C_{IN} and C_{OUT} near the device with short traces to the V_{IN}, V_{OUT}, and ground pins. The regulator ground pin should be connected to the external circuit ground so that the regulator and its capacitors have a "single point ground".

It should be noted that stability problems have been seen in applications where "vias" to an internal ground plane were used at the ground points of the IC and the input and output capacitors. This was caused by varying ground potentials at these nodes resulting from current flowing through the ground plane. Using a single point ground technique for the regulator and it's capacitors fixed the problem. Since high current flows through the traces going into V_{IN} and coming from V_{OUT}, Kelvin connect the capacitor leads to these pins so there is no voltage drop in series with the input and output capacitors.

RFI/EMI SUSCEPTIBILITY

RFI (radio frequency interference) and EMI (electromagnetic interference) can degrade any integrated circuit's performance because of the small dimensions of the geometries inside the device. In applications where circuit sources are present which generate signals with significant high frequency energy content (> 1 MHz), care must be taken to ensure that this does not affect the IC regulator.

If RFI/EMI noise is present on the input side of the regulator (such as applications where the input source comes from the

output of a switching regulator), good ceramic bypass capacitors must be used at the input pin of the IC.

If a load is connected to the IC output which switches at high speed (such as a clock), the high-frequency current pulses required by the load must be supplied by the capacitors on the IC output. Since the bandwidth of the regulator loop is less than 100 kHz, the control circuitry cannot respond to load changes above that frequency. This means the effective output impedance of the IC at frequencies above 100 kHz is determined only by the output capacitor(s).

In applications where the load is switching at high speed, the output of the IC may need RF isolation from the load. It is recommended that some inductance be placed between the output capacitor and the load, and good RF bypass capacitors be placed directly across the load.

PCB layout is also critical in high noise environments, since RFI/EMI is easily radiated directly into PC traces. Noisy circuitry should be isolated from "clean" circuits where possible, and grounded through a separate path. At MHz frequencies, ground planes begin to look inductive and RFI/ EMI can cause ground bounce across the ground plane. In multi-layer PCB applications, care should be taken in layout so that noisy power and ground planes do not radiate directly into adjacent layers which carry analog power and ground.

OUTPUT NOISE

Noise is specified in two ways- **Spot Noise** or **Output Noise** density is the RMS sum of all noise sources, measured at the regulator output, at a specific frequency (measured with a 1Hz bandwidth). This type of noise is usually plotted on a curve as a function of frequency. **Total Output Noise** or **Broad-Band Noise** is the RMS sum of spot noise over a specified bandwidth, usually several decades of frequencies.

Attention should be paid to the units of measurement. Spot noise is measured in units µV/root-Hz or nV/root-Hz and total output noise is measured in µV(rms)

The primary source of noise in low-dropout regulators is the internal reference. Noise can be reduced in two ways: by increasing the transistor area or by increasing the current drawn by the internal reference. Increasing the area will decrease the chance of fitting the die into a smaller package. Increasing the current drawn by the internal reference increases the total supply current (ground pin current).

Physical Dimensions inches (millimeters) unless otherwise noted



6-lead, LLP Package
NS Package Number SDE06A



SOT-223 Package
NS Package Number MP05A

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
Wireless (PLL/VCO)	www.national.com/wireless	PowerWise® Design University	www.national.com/training

For the most current product information visit us at www.national.com

National Semiconductor Americas Technical Support Center
Email: support@nsc.com
Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center
Email: europe.support@nsc.com

National Semiconductor Asia Pacific Technical Support Center
Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center
Email: jpn.feedback@nsc.com