

LP3928 High Speed Bi-Directional Level Shifter and Ultra Low-Dropout CMOS Voltage Regulator

Check for Samples: [LP3928](#)

FEATURES

- Ultra Small DSBGA Package
- Bi-directional Level-Shifter for Three Individual Signals: 1.8V to 2.85V and 2.85V to 1.8V Signal Level Translation
- Logic Controlled Enable Pins: 4 Different Operation Modes
- LDO Stable with Ceramic and High Quality Tantalum Capacitors
- Thermal Shutdown

APPLICATIONS

- Multi-Media Cards for Cellular Phones
- SD Cards for Cellular Handsets
- Logic Level Translation
- Portable Information Appliances

KEY SPECIFICATIONS

- Level Shifter:
 - 4 ns Propagation Delay (typ.)
 - 2 ns Rise and Fall Times (typ.)
 - 20 ns Direction Switch Response Time
 - 2 μ A Input/Output Leakage Current
- Low-Dropout Regulator:
 - 3.05V to 6.0V Input Range
 - 150 mA Specified Output
 - Fast Turn-On Time: 200 μ s (typ.)
 - 100 mV Maximum Dropout with 150 mA Load

DESCRIPTION

The LP3928 is designed for portable and wireless applications with demanding performance and space requirements.

The LP3928 provides level shifting and power conversion needed for applications interfacing differing voltage levels.

The part contains a bi-directional level shifter for three signals to translate the levels between 1.8V and 2.85V and an ultra low-dropout CMOS 2.85V voltage regulator.

The three level shifted signals are individually direction controlled. Signals going from 2.85V to 1.8V can also be latched using an external clock source. The latches are powered from internal 2.85V. There is also an option to by-pass the latches.

The built-in low-dropout voltage regulator is ideal for mobile phone and battery powered wireless applications. It provides up to 150 mA from a 3.05V to 6.0V input, and is characterized by extremely low dropout voltage, low quiescent current and low output noise voltage. It is stable with small 1.5 μ F \pm 30% ceramic and high quality tantalum output capacitors, requiring smallest possible PC board area.

A shutdown mode is available for the level shifters and the regulator. High performance is achieved over various load conditions with very low rise and fall times.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


Copyright © 2004–2013, Texas Instruments Incorporated




This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


TYPICAL APPLICATION CIRCUIT



BLOCK DIAGRAM



PACKAGE OUTLINE AND CONNECTION DIAGRAMS



**Figure 1. Bottom View
16 Bump DSBGA Package**

PIN DESCRIPTIONS

Pin Name	DSBGA Bump Identifier	Logic Level	Function
A1	C4	1.8V	1.8V I/O Channel, ⁽¹⁾
A2	D4	1.8V	1.8V I/O Channel, ⁽²⁾
A3	D3	1.8V	1.8V I/O Channel, ⁽²⁾
B1	C1	2.85V	2.85V I/O Channel, ⁽²⁾
B2	D1	2.85V	2.85V I/O Channel, ⁽²⁾
B3	D2	2.85V	2.85V I/O Channel, ⁽²⁾
DIR1	B3	1.8V	Direction control input Channel 1: '1': A→B; 0: B→A
DIR2	B2	1.8V	Direction control input Channel 2: '1': A→B; 0: B→A
DIR3	C3	1.8V	Direction control input Channel 3: '1': A→B; 0: B→A
V _{CCA}	B4		IC supply to the 1.8V side
V _{CCB}	B1		IC supply, 2.85V output from LDO
V _{BAT}	A1		LDO supply, Battery voltage
GND	A3		Power ground connection
EN1	A4	1.8V	Mode pin 1, see Table 1 for modes and settings
EN2	A2	1.8V	Mode pin 2, see Table 1 for modes and settings
LatchClk	C2	2.85V	Clock input: rising edge latches B inputs (DIR=0, normal mode)

(1) Pin pairs A1–B1, A2–B2 and A3–B3 form 3 independent bi-directional level-shifting channels.

(2) Pin pairs A1–B1, A2–B2 and A3–B3 form 3 independent bi-directional level-shifting channels.

Table 1. Operation Modes

Inputs		State
EN1	EN2	
0	0	Level shifter off: High Z state on A ₁ –A ₃ , B ₁ –B ₃ , LDO off
0	1	Level shifter off: High Z state on A ₁ –A ₃ , B ₁ –B ₃ , LDO on
1	0	Latch bypassed in B to A direction, LDO=on ⁽¹⁾
1	1	ON, normal mode (latch active)

(1) LatchClk is not used here. It should not be left floating.

Table 2. Direction Control and LatchCLK (Normal Mode)

Inputs		Outputs and Direction
DIRx	LatchClk	
1	X	Ax to Bx
0	↓	No change (on Ax)
0	↑	Bx to Ax, see example




Figure 2. Example for Latch Mode, DIR1 = '0', EN1 = EN2 = '1' (delay not shown)

ABSOLUTE MAXIMUM RATINGS ^{(1) (2)}

V_{BAT}, V_{CCB}	–0.2V to +6.5V
V_{CCA}	–0.2V to +3.3V
A_1 – A_3 , EN, DIR	–0.2V to $V_{CCA} + 0.2V$
B_1 – B_3 , LatchClk	–0.2V to $V_{CCB} + 0.2V$
Junction Temperature	150°C
Storage Temperature	–65°C to +150°C
Lead Temperature ⁽³⁾	235°C
Pad Temperature ⁽³⁾	235°C
Power Dissipation ⁽⁴⁾ θ_{JA} (DSBGA), typical	180°C/W
Maximum Power Dissipation, DSBGA	360 mW
ESD Rating ⁽⁵⁾ Human Body Model	2 kV

- (1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is specified. Operating Ratings do not imply specified performance limits. For specified performance limits and associated test condition, see Electrical Characteristics tables.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) Additional information on lead temperature and pad temperature can be found in TI Application Note AN-1112(SNVS009).
- (4) The Absolute Maximum power dissipation depends on the ambient temperature and can be calculated using the formula $P = (T_J - T_A)/\theta_{JA}$. Where T_J is the junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance. The 360 mW rating appearing under Absolute Maximum Ratings results from substituting the Absolute Maximum junction temperature, 150°C, for T_J , 85°C for T_A , and 180°C/W for θ_{JA} . More power can be dissipated safely at ambient temperatures below 85°C. The thermal resistance can be better or worse than 180°C/W depending on board layout. Larger copper planes and thermal vias should be used to conduct heat away from the DSBGA solder bumps.
- (5) The Human Body Model is 100 pF discharged through 1.5 kΩ resistor into each pin.

OPERATING CONDITIONS ^{(1) (2)}

V_{BAT}	3.05V to 6.0V
V_{CCA}	1.65V to 1.95V
V_{CCB}	⁽³⁾
Junction Temperature	–40°C to +125°C
Ambient Temperature	–40°C to +85°C
Maximum Power Dissipation ⁽⁴⁾	220 mW

- (1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is specified. Operating Ratings do not imply specified performance limits. For specified performance limits and associated test condition, see Electrical Characteristics tables.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) V_{CCB} can be supplied from an external voltage source in the range of 1.65V to 3.6V, as long as both V_{BAT} and V_{CCB} are connected to the external source. Only the LDO quiescent current (see DC electrical specifications) will add to the level-shifter current consumption. This Operating Rating does not imply specified performance. For specified performance limits and associated test conditions, see Electrical Characteristics tables.
- (4) Like the Absolute Maximum power dissipation, the maximum power dissipation for operation depends on the ambient temperature. The 220 mW rating appearing under Operating Ratings results from substituting the maximum junction temperature for operation, 125°C, for T_J , 85°C for T_A , and 180°C/W for θ_{JA} into (1) above. More power can be dissipated at ambient temperatures below 85°C. The thermal resistance can be better or worse than 180°C/W depending on board layout. Larger copper planes and thermal vias should be used to conduct heat away from the DSBGA solder bumps.

ELECTRICAL CHARACTERISTICS: LEVEL SHIFTER DC VOLTAGE LEVELS

Unless otherwise specified: $H = V_{IH}$ min, $L = V_{IL}$ max, $C_{VBAT} = 1\ \mu\text{F}$, $I_{OUT} = 1\ \text{mA}$, $C_{VCCB} = 1\ \mu\text{F}$, $C_{VCCA} = 1\ \mu\text{F}$. Typical values and limits appearing in standard typeface apply for $T_J = 25^\circ\text{C}$. Limits appearing in **boldface type** apply over the entire junction temperature range for operation, -40°C to $+125^\circ\text{C}$. ⁽¹⁾

Unless otherwise specified: $EN1 = H$, $EN2 = X$; $3.05\text{V} \leq V_{BAT} \leq 6\text{V}$, $1.65\text{V} \leq V_{CCA} \leq 1.95\text{V}$.

Symbol	Parameter	Conditions		Min	Typ	Max	Units
V_{IHA}	High Level Input Voltage	For A Pins		$V_{CCA} * 0.65$		$V_{CCA} + 0.2$	V
V_{ILA}	Low Level Input Voltage			0		$V_{CCA} * 0.35$	V
V_{OHA}	High Level Output Voltage	For A Pins	$I_{OH} = 4\ \text{mA}$	$V_{CCA} - 0.45$	1.5	$V_{CCA} + 0.2$	V
V_{OLA}	Low Level Output Voltage		$I_{OL} = 4\ \text{mA}$	0	0.1	$V_{CCA} * 0.25$	V
V_{IHB}	High Level Input Voltage	For B Pins		$V_{CCB} * 0.7$		$V_{CCB} + 0.2$	V
V_{ILB}	Low Level Input Voltage			0		$V_{CCB} * 0.3$	V
V_{OHB}	High Level Output Voltage	For B Pins	$I_{OH} = 4\ \text{mA}$	$V_{CCB} * 0.7$	2.75	$V_{CCB} + 0.2$	V
V_{OLB}	Low Level Output Voltage		$I_{OL} = 4\ \text{mA}$	0	0.1	$V_{CCB} * 0.2$	V
$V_{IHEN-DIR}$	High Level Input Voltage	For EN and DIR Pins		$V_{CCA} * 0.75$		$V_{CCA} + 0.2$	V
$V_{ILEN-DIR}$	Low Level Input Voltage			0		$V_{CCA} * 0.27$	V
$V_{IHLatClk}$	High Level Input Voltage	For LatchClk Pin		$V_{CCB} * 0.7$		$V_{CCB} + 0.2$	V
$V_{ILLatClk}$	Low Level Input Voltage			0		$V_{CCA} * 0.3$	V

- (1) All limits are specified. All electrical characteristics having room-temperature limits are tested during production with $T_J = 25^\circ\text{C}$ or correlated using Statistical Quality Control (SQC) methods. All hot and cold limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

ELECTRICAL CHARACTERISTICS: LEVEL SHIFTER DC CURRENT LEVELS

Unless otherwise specified: EN1 = H, EN2 = X; $V_{BAT} = 6V$ or $V_{CCA} = 1.95V$ as applicable to B or A respectively.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
I_{IA}	Input Leakage Current Ai	$V_{IA}=0/1.9V$, DIRi=H ($V_{CCA} = 1.8V$ when $V_{IA} = 1.9V$)		0.001	± 2	μA
I_{DIR_EN}	Input Leakage Current DIR/EN (1)	$V_i=0/1.9V$ ($V_{CCA} = 1.8V$ when $V_i = 1.9V$)		0.001	± 2	μA
I_{IB}	Input Leakage Current Bi, LatchClk (2)	$V_{IB}=0/2.95V$, DIRi=L		0.001	± 2	μA
$I_{CHA \rightarrow B}$	Static I_{CCB} Current/Channel Static I_{CCB} Current Total (3) (4)	EN2=H, DIRi=H, Total Includes I_{BCOM}		550 2050	875 3330	μA
$I_{CHB \rightarrow A}$	Static I_{CCB} Current/Channel Static I_{CCB} Current Total (5) (4)	EN2=L, DIRi=L Total Includes I_{BCOM}		2 406	30 840	μA
I_{BCOM}	Common Static Level-Shifter I_{CCB} Current (6) (4)			400	750	μA
I_A	Static Level-Shifter I_{CCA} Current (7) (4)			90	165	μA
I_{CCBEXT}	Off State I_{CCB} Current with External V_{CCB} (8)	$V_{BAT}=3.6V$, EN1=L, EN2=L		15		μA
I_{OFFA}	Off State V_{CCA} Current	$V_{CCA}=1.9V$, EN1,2=0, Ai=0V, Bi=0V, DIRi=0V, LatchClk=0V		1.5	5	μA
I_{OFFBAT}	Off State V_{BAT} Current	EN1,2=L		0.005	3	μA
I_{OZA}	Output Leakage Current Ai	$V_{CCA}=1.9V$, $V_{IA}=0/1.9V$, EN1=L		0.001	± 2	μA
I_{OZB}	Output Leakage Current Bi	$V_{IB}=0V$, $V_{BAT}=3.35V$, $V_{CCB}=0$, EN1=L		0.001	± 2	μA
		$V_{IB}=2.95V$, $V_{BAT}=3.35V$, $V_{CCB}=2.95V$, EN1=L		0.001	± 2	μA
I_{SCA}	Short Circuit Current/ Channel Ai Output, $V_{CCA}=1.9V$, DIRi=L, EN2=L	Ai=0V, Bi=H	-27	-17		mA
		Ai= V_{CCA} , Bi=L		36	56	mA
I_{SCB}	Short Circuit Current/ Channel Bi Output, $V_{BAT}=2.95V$, DIRi=H	Bi=0V, Ai=H	-90	-58		mA
		Bi=2.95V, Ai=L		60	90	mA

(1) Input leakage current for pins DIRi, EN1, EN2.

(2) Input leakage current for pins Bi, LatchClk.

(3) This is the static current consumption from V_{CCB} for channel (i) when DIRi=H (A→B direction).

(4) Only $I_{CCBTOTAL}$ for DIR1=DIR2=DIR3=H and $I_{CCATOTAL}$ for DIR1=DIR2=DIR3=L will be tested in production.

Calculation example: assuming DIR1=H, DIR2=L, DIR3=L, then the typical I_{CCB} current will be:

$$I_{CCBTOTAL} = I_{BCOM} + I_{CHA \rightarrow B} + 2 * I_{CHB \rightarrow A} = 450 \mu A + 530 \mu A + 2 * 2 \mu A = 984 \mu A$$

The typical I_{CCA} current is: $I_{CCATOTAL} = I_A = 90 \mu A$.

(5) This is the static current consumption from V_{CCB} for channel (i) when DIRi=L (B→A direction).

(6) This is the static current consumption from V_{CCB} for the part common to the channels.

(7) This is the static current consumption from V_{CCA} for the part common to the channels.

(8) V_{CCB} can be supplied from an external voltage source in the range of 1.65V to 3.6V, as long as both V_{BAT} and V_{CCB} are connected to the external source. Only the LDO quiescent current (see DC electrical specifications) will add to the level-shifter current consumption. This Operating Rating does not imply specified performance. For specified performance limits and associated test conditions, see Electrical Characteristics tables.

ELECTRICAL CHARACTERISTICS: LEVEL SHIFTER AC ELECTRICAL CHARACTERISTICS

Unless otherwise specified: EN1 = H, $3.05\text{V} \leq V_{\text{BAT}} \leq 6\text{V}$, $1.65\text{V} \leq V_{\text{CCA}} = 1.95\text{V}$. ⁽¹⁾, ⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t _{PHL}	Propagation Delay A _n to B _n or B _n to A _n	C _{LB} = 35 pF, C _{LA} = 15 pF		4	7	ns
t _{PLH}		C _{LB} = 35 pF, C _{LA} = 15 pF		4	7	ns
t _R	Rise Time	C _{LB} = 35 pF, C _{LA} = 15 pF		2	4	ns
t _F	Fall Time	C _{LB} = 35 pF, C _{LA} = 15 pF		2	4	ns
t _{MATCH}	Delay Differences between Channel Outputs at Identical Input Signals				1.5	ns
t _{SL}	Latch Set Up Time			1	2	ns
t _{HL}	Latch Hold Time			1	2	ns
t _{LS}	Level-Shifter Mode Switch Response Time	⁽³⁾			100	ns
t _{DIR}	Level-Shifter Direction Switch Response Time	⁽⁴⁾			20	ns

(1) Unused inputs must be terminated.

(2) This electrical specification is ensured by design.

(3) This is the time it takes either to switch the level shifter on or off, or the time it takes to turn the latch by-pass on/off.

(4) This is the time it takes to switch the direction of the level shifter. After this time a signal can be applied on the new input. For the B→A direction, if EN2=1, the latch set-up time has to be considered separately.

ELECTRICAL CHARACTERISTICS: LDO ELECTRICAL CHARACTERISTICS

Unless otherwise specified: EN1 = L, EN2 = H; $V_{OUTnom} = 2.85V$, $V_{BAT} = V_{OUT(nom)} + 0.5V$.

Symbol	Parameter	Conditions	Typical	Limit		Units
				Min	Max	
ΔV_{OUT}	Output Voltage Tolerance	$I_{OUT} = 1\text{ mA}$		-2 -3	2 3	% of $V_{OUT(nom)}$
	Line Regulation Error ⁽¹⁾	$V_{BAT} = (V_{OUT(nom)} + 0.5V)$ to 6.0V, $I_{OUT} = 1\text{ mA}$		-0.10	0.10	%/V
	Load Regulation Error ⁽²⁾	$I_{OUT} = 1\text{ mA}$ to 150 mA			0.005	%/mA
	Output AC Line Regulation	$V_{BAT} = V_{OUT(nom)} + 1V$, $I_{OUT} = 100\text{ mA}$, $C_{OUT} = 4.7\text{ }\mu F$ (Figure 3)	1.5			mV _{PP}
PSRR	Power Supply Rejection Ratio ⁽³⁾	$V_{BAT} = V_{OUT(nom)} + 1V$, $f = 1\text{ kHz}$, $I_{OUT} = 50\text{ mA}$, (Figure 4)	40			dB
		$V_{BAT} = V_{OUT(nom)} + 1V$, $f = 50\text{ kHz}$, $I_{OUT} = 50\text{ mA}$, (Figure 4)	20			
I_Q	Quiescent Current	$I_{OUT} = 1\text{ mA}$	85		150	μA
		$I_{OUT} = 1\text{ mA}$ to 150 mA	130		200	
ΔV_{DO}	Dropout Voltage ⁽⁴⁾	$I_{OUT} = 1\text{ mA}$	0.4		2	mV
		$I_{OUT} = 50\text{ mA}$	20		35	
		$I_{OUT} = 100\text{ mA}$	45		70	
		$I_{OUT} = 150\text{ mA}$	60		100	
I_{SC}	Short Circuit Current Limit	$V_{BAT} = 6V$, Output Grounded (Steady State)	500			mA
$I_{OUT(PK)}$	Peak Output Current	$V_{OUT} \geq V_{OUT(nom)} - 5\%$, $V_{BAT} = 6V$	460	200		mA
T_{ON}	Turn-On Time ⁽⁵⁾ (3)		200	130	430	μs
p_n (1/f)	Output Noise Density	$f = 1\text{ kHz}$, $C_{OUT} = 1\text{ }\mu F$	0.6			$\mu V/\sqrt{Hz}$
e_n	Output Noise Voltage	$BW = 10\text{ Hz}$ to 100 kHz , $C_{OUT} = 1\text{ }\mu F$	45			μV_{rms}
Output Capacitor	Output Filter Capacitance ⁽⁶⁾	$V_{BAT} = 3.05V$ to $6V$, $I_{OUT} = 1\text{ mA}$ to 150 mA		1	22	μF
	Output Filter Capacitance ESR ⁽⁷⁾	$V_{BAT} = 3.05V$ to $6V$, $I_{OUT} = 1\text{ mA}$ to 150 mA		5	500	m Ω
Thermal Shutdown	Thermal Shutdown Temperature ⁽⁸⁾		160			$^{\circ}C$
	Thermal Shutdown Hysteresis		20			$^{\circ}C$

- (1) The output voltage changes slightly with line voltage. An increase in the line voltage results in a slight increase in the output voltage and vice versa.
- (2) The output voltage changes slightly with load current. An increase in the load current results in a slight decrease in the output voltage and vice versa.
- (3) This electrical specification is ensured by design.
- (4) Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its normal value. This specification does not apply for input voltages below 2.7V.
- (5) Turn-on time is that between the enable input just exceeding V_{IH} and the output voltage just reaching 95% of its nominal value.
- (6) Range of capacitor values for which the device will remain stable. This electrical specification is ensured by design.
- (7) Range of capacitor ESR values for which the device will remain stable. This electrical specification is ensured by design.
- (8) The built-in thermal shut-down of the LDO is also used to put all Ai and Bi outputs in tristate mode.




Figure 3. Output AC Line Regulation




Figure 4. PSRR Input Perturbation

TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise specified: $C_{VBAT} = 1 \mu F$, $C_{VCCA} = 1 \mu F$, $C_{VCCB} = 1 \mu F$, $V_{BAT} = 3.3V$, $V_{CCA} = 1.8V$, $T_A = 25^\circ C$.




Figure 5.




Figure 6.




Figure 7.

APPLICATION HINTS

EXTERNAL CAPACITORS

Like any low-dropout regulator, the LP3928 requires external capacitors for regulator stability. The LP3928 is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

INPUT CAPACITOR

An input capacitance of $\approx 1 \mu F$ is required between the LP3928 V_{BAT} pin and ground (the amount of the capacitance may be increased without limit).

This capacitor must be located a distance of not more than 1 cm from the V_{BAT} pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

Important: Tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be specified by the manufacturer to have a surge current rating sufficient for the application.

There are no requirements for the ESR on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance will be $\approx 1 \mu F$ over the entire operating temperature range.

FAST ON-TIME

The LP3928 utilizes a speed up circuitry to ramp up the internal V_{REF} voltage to its final value to achieve a fast output turn on time.

CAPACITOR CHARACTERISTICS

The LP3928 is designed to work with ceramic capacitors on the output to take advantage of the benefits they offer: for capacitance values in the range of 1 μF to 4.7 μF range, ceramic capacitors are the smallest, least expensive and have the lowest ESR values (which makes them best for eliminating high frequency noise). The ESR of a typical 1 μF ceramic capacitor is in the range of 20 m Ω to 40 m Ω , which easily meets the ESR requirement for stability by the LP3928.

The ceramic capacitor's capacitance can vary with temperature.

Most large value ceramic capacitors ($\approx 2.2 \mu\text{F}$) are manufactured with Z5U or Y5V temperature characteristics, which results in the capacitance dropping by more than 50% as the temperature goes from 25°C to 85°C.

A better choice for temperature coefficient in ceramic capacitor is X7R, which holds the capacitance within $\pm 15\%$.

Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1 μF to 4.7 μF range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25°C down to -40°C, so some guard band must be allowed.

OUTPUT CAPACITOR

The LP3928 is designed specifically to work with very small ceramic output capacitors, any ceramic capacitor (dielectric types Z5U, Y5V or X7R) in 1.5 μF to 22 μF range with 5 m Ω to 500 m Ω ESR range is suitable in the LP3928 application circuit.

It may also be possible to use tantalum or film capacitors at the output, but these are not as attractive for reasons of size and cost (see section Capacitor Characteristics).

The output capacitor must meet the requirement for minimum amount of capacitance and also have an ESR (Equivalent Series Resistance) value which is within a stable range.

The output capacitor should be placed as near to the V_{CCB} pin as possible.

NO-LOAD STABILITY

The LDO of the LP3928 will remain stable and in regulation with no external load connected to the LDO output V_{CCB} . This is especially important in CMOS RAM keep-alive applications.

LEVEL SHIFTER DIRECTION CONTROL AND LATCH CLOCK

The direction of the level shifter is set to $A_x \rightarrow B_x$ by pulling the DIRx pin to high. The direction of each of the three channels can be set individually. In this mode a change at the LatchClk pin has no effect.

A low at the DIRx pin sets the direction to $B_x \rightarrow A_x$. If EN2 is set to high (enabling latch mode), a rising edge of LatchClk will update A_x depending on the level at B_x . A falling edge of LatchClk will not change A_x .

DSBGA ASSEMBLY

For assembly recommendations of DSBGA package please refer to TI Application Note AN-1112([SNVS009](#)).

DSBGA LIGHT SENSITIVITY

Exposing the DSBGA device to direct sunlight will cause misoperation of the device. Light sources such as Halogen lamps can effect electrical performance if brought near to the device.

The wavelengths which have most detrimental effect are reds and infra-reds, which means that the fluorescent lighting used inside most buildings has very little effect on performance.

A DSBGA test board was brought to within 1 cm of a fluorescent desk lamp and the effect on the regulated output voltage was negligible, showing a deviation of less than TBD from nominal.

OPERATION MODES, EN1 AND EN2

The output of the LDO (V_{CCB}) is turned off and the level shifter channels are set to a high Z state by pulling the enable input pins EN1 and EN2 low.

EN1=0 and EN2=1 turns the LDO on and the level shifter off.

EN1=1 and EN2=0 turns the LDO on and the latch of the level shifter is bypassed in B to A direction. The Latch Clock is not used in this mode. The LatchClk pin should not be left floating but actively terminated.

EN1=1 and EN2=1 turns the LDO on and activates the latch in B to A direction.

To assure proper operation, the signal source used to drive the EN input pins must be able to swing above and below the specified turn-on/off voltage thresholds listed in the Electrical Characteristics section under Level Shifter DC Voltage Levels.

Both pins, EN1 and EN2 must be actively terminated.

REVISION HISTORY

Changes from Original (April 2013) to Revision A	Page
• Changed layout of National Data Sheet to TI format	12

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP3928TLX-1828/NOPB	ACTIVE	DSBGA	YZR	16		TBD	Call TI	Call TI		L8B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

YZR0016



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com