

9-Mbit (256 K × 36 / 512 K × 18) Flow-Through SRAM with NoBL™ Architecture

Features

- No Bus Latency™ (NoBL™) architecture eliminates dead cycles between write and read cycles
- Can support up to 133-MHz bus operations with zero wait states
 - □ Data is transferred on every clock
- Pin compatible and functionally equivalent to ZBT™ devices
- Internally self-timed output buffer control to eliminate the need to use OE
- Registered inputs for flow-through operation
- Byte write capability
- \blacksquare 3.3 V / 2.5 V I/O power supply (V_{DDO})
- Fast clock-to-output times
 □ 6.5 ns (for 133-MHz device)
- Clock enable (CEN) pin to enable clock and suspend operation
- Synchronous self-timed writes
- Asynchronous output enable
- Available in JEDEC-standard and Pb-free 100-pin TQFP and 165-ball FBGA package
- Three chip enables for simple depth expansion.
- Automatic power-down feature available using ZZ mode or CE deselect
- IEEE 1149.1 JTAG-compatible boundary scan
- Burst capability linear or interleaved burst order
- Low standby power

Functional Description

The CY7C1355C/CY7C1357C is a 3.3 V, 256 K × 36 / 512 K × 18 synchronous flow-through burst SRAM designed specifically to support unlimited true back-to-back read/write operations without the insertion of wait states. The CY7C1355C/CY7C1357C is equipped with the advanced No Bus Latency (NoBL) logic required to enable consecutive read/write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent write-read transitions.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock input is qualified by the clock enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 6.5 ns (133-MHz device).

Write operations are controlled by the two or four byte write select (BW_X) and a write enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous chip enables (CE₁, CE₂, CE₃) and an asynchronous output enable (OE) provide for easy bank selection and output tri-state control. In order to avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence.


Selection Guide

Description	133 MHz	100 MHz	Unit
Maximum access time	6.5	7.5	ns
Maximum operating current	250	180	mA
Maximum CMOS standby current	40	40	mA

Cypress Semiconductor Corporation
Document Number: 38-05539 Rev. *K




Logic Block Diagram - CY7C1355C





Logic Block Diagram - CY7C1357C





Contents


Pin Configurations	5
Pin Definitions	8
Functional Overview	9
Single Read Accesses	9
Burst Read Accesses	9
Single Write Accesses	9
Burst Write Accesses	. 10
Sleep Mode	
Interleaved Burst Address Table	. 10
Linear Burst Address Table	
ZZ Mode Electrical Characteristics	. 10
Truth Table	
Partial Truth Table for Read/Write	
Partial Truth Table for Read/Write	
IEEE 1149.1 Serial Boundary Scan (JTAG)	. 13
Disabling the JTAG Feature	
Test Access Port (TAP)	
PERFORMING A TAP RESET	
TAP REGISTERS	
TAP Instruction Set	
TAP Controller State Diagram	. 15
TAP Controller Block Diagram	.16
TAP Timing	. 16 . 16
TAP Timing TAP AC Switching Characteristics	. 16 . 16 . 17
TAP Timing TAP AC Switching Characteristics	.16 .16 .17 .18
TAP Timing	.16 .16 .17 .18
TAP Timing TAP AC Switching Characteristics	.16 .16 .17 .18 .18

TAP DC Electrical Characteristics and	
Operating Conditions	18
Identification Register Definitions	19
Scan Register Sizes	19
Identification Codes	
Boundary Scan Order	20
Maximum Ratings	
Operating Range	21
Electrical Characteristics	21
Capacitance	22
Thermal Resistance	22
AC Test Loads and Waveforms	22
Switching Characteristics	23
Switching Waveforms	24
Ordering Information	27
Ordering Code Definitions	27
Package Diagrams	28
Acronyms	30
Document Conventions	30
Units of Measure	
Document History Page	31
Sales, Solutions, and Legal Information	33
Worldwide Sales and Design Support	33
Products	33
DCoC Colutions	22



Pin Configurations


Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout (CY7C1355C)





Pin Configurations (continued)

Figure 2. 100-pin TQFP (14 × 20 × 1.4 mm) pinout (CY7C1357C)





Pin Configurations (continued)

Figure 3. 165-ball FBGA (13 × 15 × 1.4 mm) pinout (3 Chip Enables with JTAG)

CY7C1357C (512 K × 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	Α	Œ ₁	\overline{BW}_B	NC	Œ ₃	CEN	ADV/LD	Α	Α	Α
В	NC/1G	Α	CE2	NC	\overline{BW}_A	CLK	WE	OE	NC/18M	Α	NC
С	NC	NC	V_{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V_{DDQ}	NC	DQP _A
D	NC	DQ_B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
E	NC	DQ_B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
F	NC	DQ_B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
G	NC	DQ_B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
Н	NC	NC	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
K	DQ_B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
L	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
M	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
N	DQP _B	NC	V_{DDQ}	V_{SS}	NC	NC	NC	V_{SS}	V_{DDQ}	NC	NC
Р	NC/144M	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	NC/288M
R	MODE	NC/36M	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



Pin Definitions

Name	I/O	Description						
A ₀ , A ₁ , A	Input- synchronous	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK. $A_{[1:0]}$ are fed to the two-bit burst counter.						
BW _A , BW _B , BW _C , BW _D	Input- synchronous	Byte write inputs, active LOW . Qualified with WE to conduct writes to the SRAM. Sampled on the rising edge of CLK.						
WE	Input- synchronous	rite enable input, active LOW. Sampled on the rising edge of CLK if $\overline{\text{CEN}}$ is active LOW. This s ust be asserted LOW to initiate a write sequence.						
ADV/ LD	Input- synchronous	Advance/load input. Used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address.						
CLK	Input- clock	Clock input . Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.						
CE ₁	Input- synchronous	Chip enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 , and CE_3 to select/deselect the device.						
CE ₂	Input- synchronous	Chip enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select/deselect the device.						
CE ₃	Input- synchronous	Chip enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and CE_2 to select/deselect the device.						
ŌĒ	Input- asynchronous	Output enable, asynchronous input, active LOW . Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected.						
CEN	Input- synchronous	Clock enable input, active LOW. When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.						
ZZ	Input- asynchronous	ZZ "sleep" input. This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.						
DQ_s	I/O- synchronous	Bidirectional data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by \overline{OE} . When \overline{OE} is asserted LOW, the pins behave as outputs. When HIGH, DQ_s and DQP_X are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of \overline{OE} .						
DQP _X	I/O- synchronous	Bidirectional data parity I/O lines. Functionally, these signals are identical to DQ_s . During write sequences, DQP_X is controlled by \overline{BW}_X correspondingly.						
MODE	Input strap pin	Mode input. Selects the burst order of the device . When tied to Gnd selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence.						
V_{DD}	Power supply	Power supply inputs to the core of the device.						
V_{DDQ}	I/O power supply	Power supply for the I/O circuitry.						
V _{SS}	Ground	Ground for the device.						
TDO	JTAG serial output synchronous	Serial data-out to the JTAG circuit . Delivers data on the negative edge of TCK. If the JTAG feature is not being utilized, this pin should be left unconnected. This pin is not available on TQFP packages.						

Document Number: 38-05539 Rev. *K



Pin Definitions (continued)

Name	I/O	Description
TDI	JTAG serial input synchronous	Serial data-in to the JTAG circuit . Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be left floating or connected to V _{DD} through a pull-up resistor. This pin is not available on TQFP packages.
TMS	JTAG serial input synchronous	Serial data-in to the JTAG circuit . Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V _{DD} . This pin is not available on TQFP packages.
TCK	JTAG clock	Clock input to the JTAG circuitry. If the JTAG feature is not being utilized, this pin must be connected to V _{SS} . This pin is not available on TQFP packages.
NC	_	No connects . Not internally connected to the die. 18-Mbit, 36-Mbit, 72-Mbit, 144-Mbit, 288-Mbit, 576-Mbit and 1-Gbit are address expansion pins and are not internally connected to the die.
V _{SS} /DNU	Ground/DNU	This pin can be connected to Ground or should be left floating.

Functional Overview

The CY7C1355C/CY7C1357C is a synchronous flow-through burst SRAM designed specifically to eliminate wait states during write-read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the clock enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. Maximum access delay from the clock rise (t_{CDV}) is 6.5 ns (133-MHz device).

Accesses can be initiated by asserting all three chip enables ($\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3$) active at the rising edge of the clock. If clock enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a read or write operation, depending on the status of the write enable (WE). $\overline{\text{BW}}_X$ can be used to conduct byte write operations.

Write operations are qualified by the write enable (WE). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip en<u>ables</u> (\overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3) and an asynchronous output enable (\overline{OE}) simplify depth expansion. <u>All</u> operations (reads, writes, and deselects) are pipelined. ADV/ \overline{LD} should be driven LOW once the device has been deselected in order to load a new address for the next operation.

Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) \overline{CEN} is asserted LOW, (2) \overline{CE}_1 , \overline{CE}_2 , and CE₃ are all asserted active, (3) the write enable input signal WE is deasserted HIGH, and 4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the address register and presented to the memory array and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the output buffers. The data is available within 7.5 ns (133-MHz device) provided OE is active LOW. After the first clock of the read access, the output buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. On the subsequent clock, another operation (read/write/deselect) can be initiated. When the SRAM is deselected at clock rise by one of the chip enable signals, its output will be tri-stated immediately.

Burst Read Accesses

The CY7C1355C/CY7C1357C has an on-chip burst counter that allows the user the ability to supply a single address and cond<u>uct</u> up to four reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Accesses section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal burst counter regardless of the state of chip enable inputs or $\overline{\text{WE}}$. $\overline{\text{WE}}$ is latched at the beginning of a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.

Single Write Accesses

Write access are initiated when the following conditions are satisfied at clock rise: (1) $\overline{\text{CEN}}$ is asserted LOW, (2) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ are all asserted active, and (3) the write signal WE is asserted LOW. The address presented to the address bus is loaded into the address register. The write signals are latched into the control logic block. The data lines are automatically tri-stated regardless of the state of the $\overline{\text{OE}}$ input signal. This allows the external logic to present the data on DQs and DQP_X.

On the next clock rise the data presented to DQs and DQP $_{\rm X}$ (or a subset for byte write operations, see Truth Table for details) inputs is latched into the device and the write is complete. Additional accesses (read/write/deselect) can be initiated on this cycle.

The data written during the write operation is controlled by BW_X signals. The CY7C1355C/CY7C1357C provides byte write capability that is described in the Truth Table. Asserting the write enable input (WE) with the selected byte write select input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the Write operations. Byte write capability has been included in order to greatly simplify read/modify/write sequences, which can be reduced to simple byte write operations.

Because the CY7C1355C/CY7C1357C is a common I/O device, data should not be driven into the device while the outputs are



active. The output enable (\overline{OE}) can be deasserted HIGH before presenting data to the DQs and DQP $_X$ inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs and DQP $_X$ are automatically tri-stated during the data portion of a write cycle, regardless of the state of \overline{OE} .

Burst Write Accesses

The CY7C1355C/CY7C1357C has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four <u>write</u> operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Accesses section above. When ADV/LD <u>is driven HIGH on the subsequent clock rise, the chip enables (CE₁, CE₂, and CE₃) and WE inputs <u>are</u> ignored and the burst counter is incremented. The correct BW_X inputs must be driven in each cycle of the burst write, in order to write the correct bytes of data.</u>

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. $\overline{CE_1}$, $\overline{CE_2}$, and $\overline{CE_3}$, must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Interleaved Burst Address Table

(MODE = Floating or V_{DD})

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I_{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	50	mA
t_{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ ≤ 0.2 V	2t _{CYC}	_	ns
t_{ZZI}	ZZ active to sleep current	This parameter is sampled	_	2t _{CYC}	ns
t _{RZZI}	ZZ inactive to exit sleep current	This parameter is sampled	0	_	ns



Truth Table

The Truth Table for parts CY7C1355C/CY7C1357C is as follows. $^{[1,\,2,\,3,\,4,\,5,\,6,\,7]}$

Operation	Address Used	CE ₁	CE ₂	CE ₃	ZZ	ADV/LD	WE	BW_X	OE	CEN	CLK	DQ
Deselect cycle	None	Н	Х	Χ	L	L	Χ	Х	Χ	L	L->H	Tri-state
Deselect cycle	None	Χ	Х	Н	L	L	Χ	Х	Χ	L	L->H	Tri-state
Deselect cycle	None	Χ	L	Х	L	L	Χ	Х	Χ	L	L->H	Tri-state
Continue deselect cycle	None	Χ	Х	Х	L	Н	Χ	Х	Χ	L	L->H	Tri-state
READ cycle (begin burst)	External	L	Н	L	L	L	Н	Х	L	L	L->H	Data out (Q)
READ cycle (continue burst)	Next	Χ	Х	Х	L	Н	Χ	Х	L	L	L->H	Data out (Q)
NOP/DUMMY READ (begin burst)	External	L	Н	L	L	L	Н	Х	Н	L	L->H	Tri-state
DUMMY READ (continue burst)	Next	Χ	Х	Х	L	Н	Χ	Χ	Н	L	L->H	Tri-state
WRITE cycle (begin burst)	External	L	Н	L	L	L	L	L	Χ	L	L->H	Data in (D)
WRITE cycle (continue burst)	Next	Χ	Х	Х	L	Н	Χ	L	Χ	L	L->H	Data in (D)
NOP/WRITE ABORT (begin burst)	None	L	Н	L	L	L	L	Н	Χ	L	L->H	Tri-state
WRITE ABORT (continue burst)	Next	Χ	Х	Х	L	Н	Χ	Н	Χ	L	L->H	Tri-state
IGNORE CLOCK EDGE (stall)	Current	Χ	Х	Χ	L	Х	Χ	Х	Χ	Н	L->H	_
SLEEP MODE	None	Χ	Х	Х	Н	Х	Χ	Х	Χ	Х	Χ	Tri-state

Partial Truth Table for Read/Write

The Partial Truth Table for read or write for parts CY7C1355C is as follows. [1, 2, 8]

Function (CY7C1355C)	WE	BW _A	BW _B	BW _C	BW _D
Read	Н	Χ	Х	Х	Х
Write no bytes written	L	Н	Н	Н	Н
Write byte A – (DQ _A and DQP _A)	L	L	Н	Н	Н
Write byte B – (DQ _B and DQP _B)	L	Н	L	Н	Н
Write byte C – (DQ _C and DQP _C)	L	Н	Н	L	Н
Write byte D – (DQ _D and DQP _D)	L	Н	Н	Н	L
Write all bytes	L	L	L	L	L

Notes

- 1. X = "Don't Care." H = Logic HIGH, L = Logic LOW. \(\overline{BW}x\) = L signifies at least one byte write select is active, \(\overline{BW}x\) = valid signifies that the desired byte write selects are asserted, see Truth Table for details.

 2. Write is defined by \(\overline{BW}_X\), and \(\overline{WE}\). See Truth Table for read/write.

 3. When a write cycle is detected, all I/Os are tri-stated, even during byte writes.

 4. The DQs and DQP_X pins are controlled by the current cycle and the \(\overline{OE}\) signal. \(\overline{OE}\) is asynchronous and is not sampled with the clock.

- 5. CEN = H, inserts wait states.
- 6. Device will power-up deselected and the I/Os in a tri-state condition, regardless of OE.
- DE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP_X = tri-state when OE is inactive or when the device is deselected, and DQs and DQP_X = data when OE is active.
 Table only lists a partial listing of the byte write combinations. Any combination of BW_X is valid. Appropriate write will be done based on which byte write is active.



Partial Truth Table for Read/Write

The Partial Truth Table for read or write for parts CY7C1357C is as follows. $^{[9,\ 10,\ 11]}$

Function (CY7C1357C)	WE	BW _A	BW _B
Read	Н	X	X
Write - no bytes written	L	Н	Н
Write byte A – (DQ _A and DQP _A)	L	Н	Н
Write byte B – (DQ _B and DQP _B)	L	Н	Н
Write all bytes	L	L	L

Document Number: 38-05539 Rev. *K

Notes

9. X = "Don't Care." H = Logic HIGH, L = Logic LOW. BWx = L signifies at least one byte write select is active, BWx = valid signifies that the desired byte write selects are asserted, see Truth Table for details.

10. Write is defined by BW_X, and WE. See Truth Table for read/write.

11. Table only lists a partial listing of the byte write combinations. Any combination of BW_X is valid. Appropriate write will be done based on which byte write is active.



IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1357C incorporates a serial boundary scan test access port (TAP) in the BGA package only. The TQFP package does not offer this functionality. This part operates in accordance with IEEE Standard 1149.1-1900, but doesn't have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels.

The CY7C1357C contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied $LOW(V_{SS})$ to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram on page 15. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see Identification Codes on page 19). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 16. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order on page 20 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table

TAP Instruction Set

Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as



RESERVED and should not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a high Z state until the next command is given during the "Update IR" state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but

there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times ($t_{\rm CS}$ and $t_{\rm CH}$). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required – that is, while data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST


The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




TAP Controller State Diagram




The 0/1 next to each state represents the value of TMS at the rising edge of the TCK.



TAP Controller Block Diagram



TAP Timing





TAP AC Switching Characteristics

Over the Operating Range

Parameter [12, 13	Description	Min	Max	Unit
Clock	1			
t _{TCYC}	TCK clock cycle time	50	_	ns
t _{TF}	TCK clock frequency	-	20	MHz
t _{TH}	TCK clock HIGH time	20	_	ns
t _{TL}	TCK clock LOW time	20	_	ns
Output Times				•
t _{TDOV}	TCK clock LOW to TDO valid	_	10	ns
t _{TDOX}	TCK clock LOW to TDO invalid	0	_	ns
Set-up Times		<u>.</u>		
t _{TMSS}	TMS set-up to TCK clock rise	5	_	ns
t _{TDIS}	TDI set-up to TCK clock rise	5	_	ns
t _{CS}	Capture set-up to TCK rise	5	_	ns
Hold Times				•
t _{TMSH}	TMS hold after TCK clock rise	5	_	ns
t _{TDIH}	TDI hold after clock rise	5	_	ns
t _{CH}	Capture hold after clock rise	5	_	ns

Notes


^{12.} t_{CS} and t_{CH} refer to the set-up and hold time requirements of latching data from the boundary scan register. 13. Test conditions are specified using the load in TAP AC Test Conditions. t_{R}/t_{F} = 1 ns.



3.3 V TAP AC Test Conditions

Input pulse levels	V _{SS} to 3.3 V
Input rise and fall times	1 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Test load termination supply voltage	1.5 V


3.3 V TAP AC Output Load Equivalent



2.5 V TAP AC Test Conditions

Input pulse levels	V _{SS} to 2.5 V
Input rise and fall time	1 ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

2.5 V TAP AC Output Load Equivalent



TAP DC Electrical Characteristics and Operating Conditions

(0 °C < T_A < +70 °C; V_{DD} = 3.3 V \pm 0.165 V unless otherwise noted)

Parameter [14]	Description	Cond	ditions	Min	Max	Unit
V _{OH1}	Output HIGH voltage	I_{OH} = -4.0 mA, V_{DDQ} = 3.3 V I_{OH} = -1.0 mA, V_{DDQ} = 2.5 V		2.4	_	V
		$I_{OH} = -1.0 \text{ mA}, V_{DDQ} =$	2.5 V	2.0	_	V
V _{OH2}	Output HIGH voltage	I _{OH} = -100 μA	V _{DDQ} = 3.3 V	2.9	_	V
			V _{DDQ} = 2.5 V	2.1	_	V
V _{OL1}	Output LOW voltage	I _{OL} = 8.0 mA	V _{DDQ} = 3.3 V	_	0.4	V
		I _{OL} = 8.0 mA	V _{DDQ} = 2.5 V	_	0.4	V
V _{OL2}	Output LOW voltage	I _{OL} = 100 μA	V _{DDQ} = 3.3 V	_	0.2	V
			V _{DDQ} = 2.5 V	_	0.2	V
V _{IH}	Input HIGH voltage		V _{DDQ} = 3.3 V	2.0	V _{DD} + 0.3	V
			V _{DDQ} = 2.5 V	1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW voltage		V _{DDQ} = 3.3 V	-0.5	0.7	V
			V _{DDQ} = 2.5 V	-0.3	0.7	V
I _X	Input load current	$GND \leq V_{IN} \leq V_{DDQ}$		– 5	5	μA



Identification Register Definitions

Instruction Field	CY7C1357C (512 K × 18)	Description
Revision number (31:29)	010	Describes the version number
Device depth (28:24)	01010	Reserved for Internal Use
Device width (23:18)	001001	Defines memory type and architecture
Cypress device ID (17:12)	010110	Defines width and density
Cypress JEDEC ID code (11:1)	00000110100	Allows unique identification of SRAM vendor
ID register presence indicator (0)	1	Indicates the presence of an ID register

Scan Register Sizes

Register Name	Bit Size (× 18)
Instruction	3
Bypass	1
ID	32
Boundary scan order (165-ball FBGA package)	69

Identification Codes

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to high Z state. This instruction is not 1149.1 compliant.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1 compliant.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

Document Number: 38-05539 Rev. *K Page 19 of 33



Boundary Scan Order

165-ball FBGA

CY7C1357				
Bit#	ball ID	Signal Name		
1	B6	CLK		
2	B7	WE		
3	A7	CEN		
4	B8	ŌĒ		
5	A8	ADV/LD		
6	A9	Α		
7	B10	Α		
8	A10	Α		
9	A11	Α		
10	Internal	Internal		
11	Internal	Internal		
12	Internal	Internal		
13	C11	DQP _A		
14	D11	DQ _A		
15	E11	DQ _A		
16	F11	DQ _A		
17	G11	DQ _A		
18	H11	ZZ		
19	J10	DQ _A		
20	K10	DQ _A		
21	L10	DQ _A		
22	M10	DQ _A		
23	Internal	Internal		
24	Internal	Internal		
25	Internal	Internal		
26	Internal	Internal		
27	Internal	Internal		
28	R11	Α		
29	R10	Α		
30	P10	Α		
31	R9	Α		
32	P9	Α		
33	R8	Α		
34	P8	Α		
35	R6	A0		
36	P6	A1		

37 R4 A 38 P4 A 39 R3 A 40 P3 A 41 R1 MODE 42 Internal Internal 43 Internal Internal 44 Internal Internal 45 Internal Internal 46 N1 DQPB 47 M1 DQB 48 L1 DQB 49 K1 DQB 50 J1 DQB 51 Internal Internal 52 G2 DQB 53 F2 DQB 54 E2 DQB 55 D2 DQB 56 Internal Internal 57 Internal Internal 58 Internal Internal 60 Internal Internal 60 Internal Internal	(512 K × 18)		
38 P4 A 39 R3 A 40 P3 A 41 R1 MODE 42 Internal Internal 43 Internal Internal 44 Internal Internal 45 Internal Internal 46 N1 DQPB 47 M1 DQB 48 L1 DQB 49 K1 DQB 50 J1 DQB 51 Internal Internal 52 G2 DQB 53 F2 DQB 54 E2 DQB 55 D2 DQB 56 Internal Internal 57 Internal Internal 58 Internal Internal 60 Internal Internal 60 Internal Internal	Bit#	ball ID	Signal Name
39 R3 A 40 P3 A 41 R1 MODE 42 Internal Internal 43 Internal Internal 44 Internal Internal 45 Internal Internal 46 N1 DQPB 47 M1 DQB 48 L1 DQB 49 K1 DQB 50 J1 DQB 51 Internal Internal 52 G2 DQB 53 F2 DQB 54 E2 DQB 55 D2 DQB 56 Internal Internal 57 Internal Internal 58 Internal Internal 59 Internal Internal 60 Internal Internal	37	R4	А
40 P3 A 41 R1 MODE 42 Internal Internal 43 Internal Internal 44 Internal Internal 45 Internal Internal 46 N1 DQPB 47 M1 DQB 48 L1 DQB 49 K1 DQB 50 J1 DQB 51 Internal Internal 52 G2 DQB 53 F2 DQB 54 E2 DQB 55 D2 DQB 56 Internal Internal 57 Internal Internal 58 Internal Internal 60 Internal Internal 61 B2 A	38	P4	Α
41 R1 MODE 42 Internal Internal 43 Internal Internal 44 Internal Internal 45 Internal Internal 46 N1 DQPB 47 M1 DQB 48 L1 DQB 49 K1 DQB 50 J1 DQB 51 Internal Internal 52 G2 DQB 53 F2 DQB 54 E2 DQB 55 D2 DQB 56 Internal Internal 57 Internal Internal 58 Internal Internal 59 Internal Internal 60 Internal Internal 61 B2 A	39	R3	Α
42 Internal Internal 43 Internal Internal 44 Internal Internal 45 Internal Internal 46 N1 DQPB 47 M1 DQB 48 L1 DQB 49 K1 DQB 50 J1 DQB 51 Internal Internal 52 G2 DQB 53 F2 DQB 54 E2 DQB 55 D2 DQB 56 Internal Internal 57 Internal Internal 58 Internal Internal 59 Internal Internal 60 Internal Internal 61 B2 A	40	P3	Α
43 Internal Internal 44 Internal Internal 45 Internal Internal 46 N1 DQPB 47 M1 DQB 48 L1 DQB 49 K1 DQB 50 J1 DQB 51 Internal Internal 52 G2 DQB 53 F2 DQB 54 E2 DQB 55 D2 DQB 56 Internal Internal 57 Internal Internal 58 Internal Internal 59 Internal Internal 60 Internal Internal 61 B2 A	41	R1	MODE
44 Internal Internal 45 Internal Internal 46 N1 DQPB 47 M1 DQB 48 L1 DQB 49 K1 DQB 50 J1 DQB 51 Internal Internal 52 G2 DQB 53 F2 DQB 54 E2 DQB 55 D2 DQB 56 Internal Internal 57 Internal Internal 58 Internal Internal 59 Internal Internal 60 Internal Internal 61 B2 A	42	Internal	Internal
45 Internal Internal 46 N1 DQPB 47 M1 DQB 48 L1 DQB 49 K1 DQB 50 J1 DQB 51 Internal Internal 52 G2 DQB 53 F2 DQB 54 E2 DQB 55 D2 DQB 56 Internal Internal 57 Internal Internal 58 Internal Internal 59 Internal Internal 60 Internal Internal 61 B2 A	43	Internal	Internal
46 N1 DQP _B 47 M1 DQ _B 48 L1 DQ _B 49 K1 DQ _B 50 J1 DQ _B 51 Internal Internal 52 G2 DQ _B 53 F2 DQ _B 54 E2 DQ _B 55 D2 DQ _B 56 Internal Internal 57 Internal Internal 58 Internal Internal 59 Internal Internal 60 Internal Internal 61 B2 A	44	Internal	Internal
47 M1 DQB 48 L1 DQB 49 K1 DQB 50 J1 DQB 51 Internal Internal 52 G2 DQB 53 F2 DQB 54 E2 DQB 55 D2 DQB 56 Internal Internal 57 Internal Internal 58 Internal Internal 59 Internal Internal 60 Internal Internal 61 B2 A	45	Internal	Internal
48 L1 DQB 49 K1 DQB 50 J1 DQB 51 Internal Internal 52 G2 DQB 53 F2 DQB 54 E2 DQB 55 D2 DQB 56 Internal Internal 57 Internal Internal 58 Internal Internal 59 Internal Internal 60 Internal Internal 61 B2 A	46	N1	DQPB
49 K1 DQB 50 J1 DQB 51 Internal Internal 52 G2 DQB 53 F2 DQB 54 E2 DQB 55 D2 DQB 56 Internal Internal 57 Internal Internal 58 Internal Internal 59 Internal Internal 60 Internal Internal 61 B2 A	47	M1	DQ _B
50 J1 DQ _B 51 Internal Internal 52 G2 DQ _B 53 F2 DQ _B 54 E2 DQ _B 55 D2 DQ _B 56 Internal Internal 57 Internal Internal 58 Internal Internal 59 Internal Internal 60 Internal Internal 61 B2 A	48	L1	DQ _B
51 Internal Internal 52 G2 DQB 53 F2 DQB 54 E2 DQB 55 D2 DQB 56 Internal Internal 57 Internal Internal 58 Internal Internal 59 Internal Internal 60 Internal Internal 61 B2 A	49	K1	DQ _B
52 G2 DQ _B 53 F2 DQ _B 54 E2 DQ _B 55 D2 DQ _B 56 Internal Internal 57 Internal Internal 58 Internal Internal 59 Internal Internal 60 Internal Internal 61 B2 A	50	J1	DQ _B
53 F2 DQB 54 E2 DQB 55 D2 DQB 56 Internal Internal 57 Internal Internal 58 Internal Internal 59 Internal Internal 60 Internal Internal 61 B2 A	51	Internal	Internal
54 E2 DQ _B 55 D2 DQ _B 56 Internal Internal 57 Internal Internal 58 Internal Internal 59 Internal Internal 60 Internal Internal 61 B2 A	52	G2	DQ _B
55 D2 DQ _B 56 Internal Internal 57 Internal Internal 58 Internal Internal 59 Internal Internal 60 Internal Internal 61 B2 A	53	F2	DQ _B
56 Internal Internal 57 Internal Internal 58 Internal Internal 59 Internal Internal 60 Internal Internal 61 B2 A	54	E2	DQ _B
57 Internal Internal 58 Internal Internal 59 Internal Internal 60 Internal Internal 61 B2 A	55	D2	DQ _B
58 Internal Internal 59 Internal Internal 60 Internal Internal 61 B2 A	56	Internal	Internal
59 Internal Internal 60 Internal Internal 61 B2 A	57	Internal	Internal
60 Internal Internal 61 B2 A	58	Internal	Internal
61 B2 A	59	Internal	Internal
	60	Internal	Internal
62 A2 A	61	B2	Α
' '\ '\	62	A2	Α
63 A3 CE ₁	63	A3	CE ₁
64 B3 CE ₂	64	В3	CE ₂
65 Internal Internal	65	Internal	
66 Internal Internal	66	Internal	Internal
67 A4 <u>BW</u> _B	67	A4	BW _B
68 B5 <u>BW</u> A	68	B5	BW _A
69 A6 <u>CE</u> ₃	69	A6	CE ₃



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage temperature-65 °C to +150 °C Ambient temperature with Supply voltage on V_{DD} relative to GND–0.5 V to +4.6 V Supply voltage on V_{DDQ} relative to GND -0.5~V to $+V_{DD}$ DC voltage applied to outputs in tri-state-0.5 V to V_{DDQ} + 0.5 V

DC input voltage	0.5 V to V _{DD} + 0.5 V
Current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, method 3015)	> 2001 V
Latch up current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V_{DDQ}
Commercial	0 °C to +70 °C	3.3 V - 5% / + 10%	2.5 V – 5% to V _{DD}

Electrical Characteristics

Over the Operating Range

Parameter [15, 16]	Description	Test Conditions		Min	Max	Unit
V_{DD}	Power supply voltage			3.135	3.6	V
V_{DDQ}	I/O supply voltage	For 3.3 V I/O		3.135	V_{DD}	V
		For 2.5 V I/O		2.375	2.625	V
V _{OH}	Output HIGH voltage	For 3.3 V I/O, I _{OH} = -4.0 mA		2.4	_	V
		For 2.5 V I/O, I _{OH} = -1.0 mA		2.0	_	V
V _{OL}	Output LOW voltage	For 3.3 V I/O, I _{OL} = 8.0 mA		_	0.4	V
		For 2.5 V I/O, I _{OL} = 1.0 mA		-	0.4	V
V _{IH}	Input HIGH voltage ^[15]	For 3.3 V I/O		2.0	V _{DD} + 0.3 V	V
		For 2.5 V I/O		1.7	V _{DD} + 0.3 V	V
V_{IL}	Input LOW voltage ^[15]	For 3.3 V I/O		-0.3	0.8	V
		For 2.5 V I/O		-0.3	0.7	V
I _X	Input leakage current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		- 5	5	μΑ
	Input current of MODE	Input = V _{SS} Input = V _{DD}		-30	_	μA
				-	5	μΑ
	Input current of ZZ	Input = V _{SS}		-5	_	μΑ
		Input = V _{DD}		-	30	μΑ
I _{OZ}	Output leakage current	$GND \le V_I \le V_{DDQ}$, output disable	ed	- 5	5	μΑ
I _{DD}	V _{DD} operating supply current	V_{DD} = Max, I_{OUT} = 0 mA, f = f_{MAX} = 1/ t_{CYC}	7.5-ns cycle, 133 MHz	-	250	mA
			10-ns cycle, 100 MHz	-	180	mA
I _{SB1}	Automatic CE power-down current – TTL inputs	V_{DD} = Max, device deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$, inputs switching	All speeds	_	110	mA
I _{SB2}	Automatic CE power-down current – CMOS inputs	V_{DD} = Max, device deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DD} - 0.3 \text{ V},$ f = 0, inputs static	All speeds	-	40	mA
I _{SB3}	Automatic CE power-down current – CMOS inputs	V_{DD} = Max, device deselected, $V_{IN} \le 0.3 \text{V or} V_{IN} \ge V_{DDQ} - 0.3 \text{V}$, $f = f_{MAX}$, inputs switching	All speeds	-	100	mA

Notes

^{15.} Overshoot: $V_{IH(AC)} < V_{DD} + 1.5 \text{ V}$ (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL(AC)} > -2 \text{ V}$ (Pulse width less than $t_{CYC}/2$). 16. $T_{Power-up}$: Assumes a linear ramp from 0 V to $V_{DD(min)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.



Electrical Characteristics (continued)

Over the Operating Range

Parameter [15, 16]	Description	Test Conditions		Min	Max	Unit
ODT	current – TTL Inputs	V_{DD} = Max, device deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, f = 0, inputs static	All speeds	_	40	mA

Capacitance


Parameter [17]	Description	Test Conditions	100-pin TQFP Max	165-ballFBGA Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	5	5	pF
C _{CLK}	Clock input capacitance	$V_{DD} = 3.3 \text{ V}, V_{DDQ} = 2.5 \text{ V}$	5	5	pF
C _{I/O}	Input/output capacitance		5	7	pF

Thermal Resistance


Parameter [17]	Description	Test Conditions	100-pin TQFP Package	165-ballFBGA Package	Unit
Θ_{JA}	,	Test conditions follow standard test methods and procedures for measuring		16.8	°C/W
- 30	Thermal resistance (junction to case)	thermal impedance, per EIA/JESD51.	6.31	3.0	°C/W

AC Test Loads and Waveforms

Figure 4. AC Test Loads and Waveforms



2.5 V I/O Test Load



Note

Document Number: 38-05539 Rev. *K

^{17.} Tested initially and after any design or process change that may affect these parameters.



Switching Characteristics

Over the Operating Range

Parameter [18, 19]	Donastistica.	-1	33	-100			
Parameter [10, 10]	Description	Min	Max	Min	Max	Unit	
t _{POWER}	V _{DD} (typical) to the first access ^[20]	1	_	1	_	ms	
Clock		1	•	•			
t _{CYC}	Clock cycle time	7.5	_	10	_	ns	
t _{CH}	Clock HIGH	3.0	_	4.0	_	ns	
t _{CL}	Clock LOW	3.0	_	4.0	_	ns	
Output Times		1	•	•	u		
t _{CDV}	Data output valid after CLK rise	_	6.5	_	7.5	ns	
t _{DOH}	Data output hold after CLK rise	2.0	_	2.0	_	ns	
t _{CLZ}	Clock to low Z [21, 22, 23]	0	_	0	_	ns	
t _{CHZ}	Clock to high Z [21, 22, 23]	_	3.5	_	3.5	ns	
t _{OEV}	OE LOW to output valid	_	3.5	_	3.5	ns	
t _{OELZ}	OE LOW to output low Z [21, 22, 23]	0	_	0	_	ns	
t _{OEHZ}	OE HIGH to output high Z [21, 22, 23]	_	3.5	_	3.5	ns	
Set-up Times		1	•	•	u		
t _{AS}	Address set-up before CLK rise	1.5	_	1.5	_	ns	
t _{ALS}	ADV/LD set-up before CLK rise	1.5	_	1.5	_	ns	
t _{WES}	WE, BW _X set-up before CLK rise	1.5	_	1.5	_	ns	
t _{CENS}	CEN set-up before CLK rise	1.5	_	1.5	_	ns	
t _{DS}	Data input set-up before CLK rise	1.5	_	1.5	_	ns	
t _{CES}	Chip enable set-up before CLK rise	1.5	_	1.5	_	ns	
Hold Times			•	•	1		
t _{AH}	Address hold after CLK rise	0.5	_	0.5	_	ns	
t _{ALH}	ADV/LD hold after CLK rise	0.5	_	0.5	_	ns	
t _{WEH}	WE, BW _X hold after CLK rise	0.5	_	0.5	_	ns	
t _{CENH}	CEN hold after CLK rise	0.5	_	0.5	_	ns	
t _{DH}	Data input hold after CLK rise	0.5	_	0.5	_	ns	
t _{CEH}	Chip enable hold after CLK rise	0.5	-	0.5	_	ns	

Notes

^{18.} Timing reference level is 1.5 V when V_{DDQ} = 3.3 V and is 1.25 V when V_{DDQ} = 2.5 V. 19. Test conditions shown in (a) of Figure 4 on page 22 unless otherwise noted.

^{20.} This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD(minimum)} initially, before a read or write operation can be initiated.

^{21.} t_{CHZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of Figure 4 on page 22. Transition is measured ±200 mV from steady-state voltage.


22. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.

^{23.} This parameter is sampled and not 100% tested.



Switching Waveforms

Figure 5. Read/Write Waveforms [24, 25, 26]



DON'T CARE UNDEFINED

Note


24. For this waveform ZZ is tied LOW.

25. When $\overline{\text{CE}}$ is LOW, $\overline{\text{CE}}_1$ is LOW, CE₂ is HIGH and $\overline{\text{CE}}_3$ is LOW. When $\overline{\text{CE}}$ is HIGH, $\overline{\text{CE}}_1$ is HIGH or CE₂ is LOW or $\overline{\text{CE}}_3$ is HIGH. 26. Order of the burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



Switching Waveforms (continued)

Figure 6. NOP, STALL and DESELECT Cycles [27, 28, 29]




^{27.} For this waveform ZZ is tied LOW.

^{28.} When $\overline{\text{CE}}$ is LOW, $\overline{\text{CE}}_1$ is LOW, $\overline{\text{CE}}_2$ is HIGH and $\overline{\text{CE}}_3$ is LOW. When $\overline{\text{CE}}$ is HIGH, $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW or $\overline{\text{CE}}_3$ is HIGH.
29. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates $\overline{\text{CEN}}$ being used to create a pause. A write is not performed during this cycle.



Switching Waveforms (continued)

Figure 7. ZZ Mode Timing $^{[30,\ 31]}$



Notes
30. Device must be deselected when entering ZZ mode. See truth table for all possible signal conditions to deselect the device.
31. DQs are in high Z when exiting ZZ sleep mode.




Ordering Information

The following table contains only the list of parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com/products. and refer to the product summary page at http://www.cypress.com/products.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
133	CY7C1355C-133AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1357C-133AXC			
100	CY7C1357C-100BZC	51-85180	165-ball FBGA (13 × 15 × 1.4 mm)	Commercial


Ordering Code Definitions





Package Diagrams

Figure 8. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050




51-85050 *D




Package Diagrams (continued)

Figure 9. 165-ball FBGA (13 × 15 × 1.4 mm) BB165D/BW165D (0.5 Ball Diameter) Package Outline, 51-85180



NOTES:
SOLDER PAD TYPE: NON-SOLDER MASK DEFINED (NSMD)
JEDEC REFERENCE: MD-216 / ISSUE E
PACKAGE CODE: BBOAC/BWOAC
PACKAGE WEIGHT: SEE CYPRESS PACKAGE MATERIAL DECLARATION
DATASHEET (PMDD) POSTED ON THE CYPRESS WEB.



51-85180 *F



Acronyms

Acronym	Description	
BGA	ball grid array	
CE	chip enable	
CEN	clock enable	
FPBGA	fine-pitch ball grid array	
JTAG	joint test action group	
NoBL	no bus latency	
OE	output enable	
SEL	single event latchup	
TCK	test clock	
TDI	test data input	
TMS	test mode select	
TDO	test data output	
TQFP	thin quad flat pack	
WE	write enable	

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
mA	milliampere
ms	millisecond
ns	nanosecond
pF	picofarad
V	volt
W	watt



Document History Page

	nt Title: CY7C nt Number: 38		·	it (256 K × 36 / 512 K × 18) Flow-Through SRAM with NoBL™ Architectu
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	242032	See ECN	RKF	New data sheet.
*A	332059	See ECN	PCI	Changed status from Preliminary to Final. Updated Features (Removed 117 MHz frequency related information). Updated Selection Guide (Removed 117 MHz frequency related information) Updated Pin Configurations (Address expansion pins/balls in the pinouts for all packages are modified as per JEDEC standard). Updated Functional Overview (Updated ZZ Mode Electrical Characteristics (Changed maximum value of I_{DDZZ} parameter from 35 mA to 50 mA). Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Updated TAP Instructing Set (Removed the sub-section Extest Output Bus Tri-state)). Updated Boundary Scan Order (Changed to match the B rev of these devices Updated Boundary Scan Order (Changed to match the B rev of these devices Updated Electrical Characteristics (Removed 117 MHz frequency related information, updated Test Conditions of $V_{\rm OL}$, $V_{\rm OH}$ parameters, changed maximum value of $I_{\rm SB1}$ parameter from 40 mA to 110 mA, changed maximum value of $I_{\rm SB3}$ parameter from 40 mA to 100 mA, Changed Test Condition of $I_{\rm SB3}$ parameter from 40 mA to 100 mA, Changed Test Condition of $I_{\rm SB3}$ parameter from 40 mA to 100 mA, Changed Test Condition of $I_{\rm SB3}$ parameter from 40 mA to 100 mA, Changed Test Condition of $I_{\rm SB3}$ parameter from 40 mA to 100 mA, Changed Test Condition of $I_{\rm SB3}$ parameter from 40 mA to 100 mA, Changed Test Condition of $I_{\rm SB3}$ parameter from 40 mA to 100 mA, Changed Test Condition of $I_{\rm SB3}$ parameter from 40 mA to 100 mA, Changed Test Condition of $I_{\rm SB3}$ parameter from 40 mA to 100 mA, Changed Test Condition of $I_{\rm SB3}$ parameter from 40 mA to 100 mA, Changed Test Condition of $I_{\rm SB3}$ parameter from 40 mA to 100 mA, Changed Test Condition of $I_{\rm SB3}$ parameter from 40 mA to 100 mA, Changed Test Condition of $I_{\rm SB3}$ parameter from 40 mA to 100 mA, Changed Test Condition of $I_{\rm SB3}$ parameter from 40 mA to 100 mA, Changed Test Condition of $I_{\rm SB3}$ parameter from 40 mA to 100 mA, Changed Test Condition of $I_{\rm SB3}$ parameter from 40
*B	351895	See ECN	PCI	Updated Electrical Characteristics (Changed maximum value of I _{SB2} parameter from 30 mA to 40 mA). Updated Ordering Information (Updated part numbers).
*C	377095	See ECN	PCI	Updated Electrical Characteristics (Updated Note 16 (Modified test condition from $V_{IH} \leq V_{DD}$ to $V_{IH} < V_{DD}$)).
*D	408298	See ECN	RXU	Changed address of Cypress Semiconductor Corporation from "3901 Nort First Street" to "198 Champion Court". Updated Electrical Characteristics (Changed "Input Load Current except Z and MODE" to "Input Leakage Current except ZZ and MODE" in the descripti of I _X parameter). Updated Ordering Information (Updated part numbers, replaced Package Name column with Package Diagram in the Ordering Information table). Replaced three-state with tri-state in all instances across the document.
*E	501793	See ECN	VKN	Updated Maximum Ratings (Added the Maximum Rating for Supply Voltage on V_{DDQ} Relative to GND). Updated TAP AC Switching Characteristics (Changed minimum value of t_{TL} parameters from 25 ns to 20 ns and maximum value of t_{TDOV} parameter from 5 ns to 10 ns). Updated Ordering Information (Updated part numbers).
*F	2896585	03/20/2010	NJY	Updated Ordering Information (Removed obsolete parts from Ordering Information table). Updated Package Diagrams. Updated Sales, Solutions, and Legal Information. Updated in new template.

Document Number: 38-05539 Rev. *K



Document History Page (continued)

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
*G	3032633	09/17/2010	NJY	Updated Ordering Information (Updated part numbers) and added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits and updated in new template.
*H	3210400	03/30/11	NJY	Updated Ordering Information (Removed pruned parts namely CY7C1355C-133BGC, CY7C1357C-100AXC from ordering information table) Updated Package Diagrams (spec 51-85050 (changed revision from *C to *D)
*	3353361	08/24/2011	PRIT	Updated Functional Description (Updated Note as "For best practices recommendations, refer to SRAM System Design Guidelines.").
*J	3612268	05/09/2012	PRIT	Updated Features (Removed 119-ball BGA Package related information). Updated Functional Description (Removed the Note "For best practices recommendations, refer to SRAM System Design Guidelines." and its reference). Updated Pin Configurations (Removed 119-ball BGA Package related information, updated Figure 3 (removed CY7C1355C related information)). Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Removed CY7C1355C related information). Updated Identification Register Definitions (Removed CY7C1355C related information). Updated Scan Register Sizes (Removed "Bit Size (× 36)" column). Removed Boundary Scan Order (Corresponding to 119-ball BGA). Updated Boundary Scan Order (Removed CY7C1355C related information) Updated Operating Range (Removed Industrial Temperature Range). Updated Capacitance (Removed 119-ball BGA Package related information). Updated Thermal Resistance (Removed 119-ball BGA Package related information). Updated Ordering Information (Updated part numbers). Updated Package Diagrams (Removed 119-ball BGA Package related information (spec 51-85115), spec 51-85180 (changed revision from *C to *E) Updated in new template.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2006-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05539 Rev. *K