











**DAC8812** SBAS349F - AUGUST 2005 - REVISED JUNE 2016

# DAC8812 Dual, Serial-Input 16-Bit Multiplying Digital-to-Analog Converter

### **Features**

- Relative Accuracy: 1 LSB Max
- Differential Nonlinearity: 1 LSB Max
- 2-mA Full-Scale Current ±20%. With  $V_{REF} = \pm 10 \text{ V}$
- 0.5-us Settling Time
- Midscale or Zero-Scale Reset
- Separate 4Q Multiplying Reference Inputs
- Reference Bandwidth: 10 MHz
- Reference Dynamics: -105-dB THD
- SPI™-Compatible 3-Wire Interface: 50 MHz
- Double Buffered Registers to Enable Simultaneous Multichannel Update
- Internal Power-On Reset
- Industry-Standard Pin Configuration

# **Applications**

- **Automatic Test Equipment**
- Instrumentation
- Digitally Controlled Calibration

# 3 Description

The DAC8812 is a dual, 16-bit, current-output digitalto-analog converter (DAC) designed to operate from a single 2.7-V to 5.5-V supply.

The applied external reference input voltage V<sub>RFF</sub> determines the full-scale output current. An internal feedback resistor (R<sub>FB</sub>) provides temperature tracking for the full-scale output when combined with an external I-to-V precision amplifier.


A double-buffered, serial data interface offers highspeed, 3-wire, SPI and microcontroller compatible inputs using serial data in (SDI), clock (CLK), and a chip-select (CS). A common level-sensitive load DAC strobe (LDAC) input allows simultaneous update of all DAC outputs from previously loaded input registers. Additionally, an internal power-on reset forces the output voltage to zero at system turnon. An MSB pin allows system reset assertion (RS) to force all registers to zero code when MSB = 0, or to midscale code when MSB = 1.

# Device Information<sup>(1)</sup>

| PART NUMBER | PACKAGE    | BODY SIZE (NOM)   |
|-------------|------------|-------------------|
| DAC8812     | TSSOP (16) | 5.00 mm × 4.40 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### **Functional Block Diagram**





| Table of Contents | Tab | le | of | Contents |
|-------------------|-----|----|----|----------|
|-------------------|-----|----|----|----------|

| 1 | Features 1                           |    | 8.3 Feature Description                              | 13   |
|---|--------------------------------------|----|--|------|
| 2 | Applications 1                       |    | 8.4 Device Functional Modes                          | . 15 |
| 3 | Description 1                        | 9  | Application and Implementation                       | 18   |
| 4 | Revision History2                    |    | 9.1 Application Information                          | 18   |
| 5 | Device Comparison Table3             |    | 9.2 Typical Application                              | 18   |
| 6 | Pin Configuration and Functions      | 10 | Power Supply Recommendations                         | 19   |
| 7 | Specifications4                      | 11 | Layout   | 20   |
| • | 7.1 Absolute Maximum Ratings         |    | 11.1 Layout Guidelines                               | 20   |
|   | 7.2 ESD Ratings                      |    | 11.2 Layout Example                                  | 21   |
|   | 7.3 Recommended Operating Conditions | 12 | Device and Documentation Support                     | 22   |
|   | 7.4 Thermal Information              |    | 12.1 Documentation Support                           | . 22 |
|   | 7.5 Electrical Characteristics5      |    | 12.2 Receiving Notification of Documentation Updates | 22   |
|   | 7.6 Timing Requirements6             |    | 12.3 Community Resources                             | . 22 |
|   | 7.7 Switching Characteristics 6      |    | 12.4 Trademarks                                      | 22   |
|   | 7.8 Typical Characteristics 8        |    | 12.5 Electrostatic Discharge Caution                 | . 22 |
| 8 | Detailed Description                 |    | 12.6 Glossary  | 22   |
|   | 8.1 Overview                         | 13 | 3,   |      |
|   | 8.2 Functional Block Diagram         |    | Information  | 22   |
|   |                                      |    |  |      |

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


| Ch       | anges from Revision E (March 2016) to Revision F   | Page |
|----------|--|------|
| •        | Changed the maximum T <sub>A</sub> value from 125°C to 85°C in the <i>Recommended Operating Conditions</i> table   | 4    |
| •        | Changed the name of the input resistance match parameter to Channel-to-channel input resistance match in the Electrical Characteristics table  | 5    |
| •        | Made V <sub>REF</sub> negative in the equation for V <sub>OUT</sub>  | 14   |
| <u>•</u> | Added the Receiving Notification of Documentation Updates section  | 22   |
| Ch       | ranges from Revision D (January 2016) to Revision E  | Page |
| •        | Changed the DAC8812 Timing Diagram image   | 7    |
| Ch       | anges from Revision C (November 2015) to Revision D  | Page |
| •        | Changed the DAC8812 Timing Diagram image to show the setup and hold time with respect to rising edge   | 7    |
| Ch       | anges from Revision B (February 2007) to Revision C  | Page |
| •        | Added ESD Ratings table, Timing Requirements and Switching Characteristics tables, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section. | 1    |
| •        | Replaced Package/Ordering Information table with Device Comparison table   | 3    |
|          | Added I/O column to Pin Functions table  | 2    |



# 5 Device Comparison Table

| DEVICE   | MAXIMUM RELATIVE ACCURACY (LSB) |
|----------|---------------------------------|
| DAC8812C | ±1                              |
| DAC8812B | ±2                              |

# 6 Pin Configuration and Functions



**Pin Functions** 

|     | PIN                | I/O | DESCRIPTION  |  |  |  |
|-----|--------------------|-----|--|--|--|--|
| NO. | NAME               | 1/0 | DESCRIPTION  |  |  |  |
| 1   | $R_{FB}A$          | I   | Establish voltage output for DAC A by connecting to external amplifier output.   |  |  |  |
| 2   | $V_{REF}A$         | I   | DAC A reference voltage input pin. Establishes DAC A full-scale output voltage. Can be tied to V <sub>DD</sub> pin.  |  |  |  |
| 3   | I <sub>OUT</sub> A | 0   | DAC A current output   |  |  |  |
| 4   | $A_{GND}A$         | _   | DAC A analog ground  |  |  |  |
| 5   | A <sub>GND</sub> B | _   | DAC B analog ground  |  |  |  |
| 6   | I <sub>OUT</sub> B | 0   | DAC B current output   |  |  |  |
| 7   | $V_{REF}B$         | I   | DAC B reference voltage input pin. Establishes DAC B full-scale output voltage. Can be tied to V <sub>DD</sub> pin.  |  |  |  |
| 8   | R <sub>FB</sub> B  | I   | Establish voltage output for DAC B by connecting to external amplifier output.   |  |  |  |
| 9   | SDI                | 1   | Serial data input; data loads directly into the shift register.  |  |  |  |
| 10  | RS                 | 1   | Reset pin; active-low input. Input registers and DAC registers are set to all 0s or midscale. Register data = 0x0000 when MSB = 0. Register data = 0x8000 when MSB = 1 for DAC8812.  |  |  |  |
| 11  | CS                 | I   | Chip-select; active-low input. Disables shift register loading when high. Transfers serial register data to input register when CS goes high. Does not affect LDAC operation.  |  |  |  |
| 12  | DGND               | _   | Digital ground   |  |  |  |
| 13  | $V_{DD}$           | I   | Positive power-supply input. Specified range of operation 2.7 V to 5.5 V.  |  |  |  |
| 14  | MSB                | I   | MSB bit sets output to either 0 or midscale during a RESET pulse ( $\overline{RS}$ ) or at system power-on. Output equals zero scale when MSB = 0 and midscale when MSB = 1. MSB pin can be permanently tied to ground or $V_{DD}$ . |  |  |  |
| 15  | LDAC               | - 1 | Load DAC register strobe; level-sensitive active-low. Transfers all input register data to the DAC registers. Asynchronous active-low input. See Table 2 for operation.  |  |  |  |
| 16  | CLK                | 1   | Clock input. Positive edge clocks data into shift register.  |  |  |  |



# 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)(1)

|   | MIN  | MAX                                | UNIT |
|---|------|------------------------------------|------|
| V <sub>DD</sub> to GND                            | -0.3 | 7                                  | V    |
| V <sub>REF</sub> x, R <sub>FB</sub> x to GND      | -18  | 18                                 | V    |
| Digital logic inputs to GND                       | -0.3 | $V_{DD} + 0.3$                     | V    |
| I <sub>OUT</sub> x to GND                         | -0.3 | $V_{DD} + 0.3$                     | V    |
| A <sub>GND</sub> x to DGND                        | -0.3 | 0.3                                | V    |
| Input current to any pin except supplies          | -50  | 50                                 | mA   |
| Package power dissipation                         |      | $(T_Jmax - T_A)$ / $R_{\theta JA}$ | W    |
| Maximum junction temperature (T <sub>J</sub> max) |      | 150                                | °C   |
| Operating temperature                             | -40  | 85                                 | °C   |
| Storage temperature, T <sub>stg</sub>             | -65  | 150                                | °C   |

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

|                    |               |   | VALUE | UNIT |
|--------------------|---------------|---|-------|------|
| V                  | Electrostatic | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)              | ±4000 | V    |
| V <sub>(ESD)</sub> | discharge     | Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) | ±1000 | V    |

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±4000 V may actually have higher performance.

### 7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

|                |                               | MIN | NOM MAX | UNIT |
|----------------|-------------------------------|-----|---------|------|
| $V_{DD}$       | Supply voltage to GND         | 2.7 | 5.5     | V    |
| T <sub>A</sub> | Operating ambient temperature | -40 | 85      | °C   |

### 7.4 Thermal Information

|                      |  | DAC8812    |      |
|----------------------|--|------------|------|
|                      | THERMAL METRIC <sup>(1)</sup>                | PW (TSSOP) | UNIT |
|                      |  | 16 PINS    |      |
| $R_{\theta JA}$      | Junction-to-ambient thermal resistance       | 100.6      | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance    | 32.8       | °C/W |
| $R_{\theta JB}$      | Junction-to-board thermal resistance         | 46.8       | °C/W |
| ΨЈТ                  | Junction-to-top characterization parameter   | 2          | °C/W |
| ΨЈВ                  | Junction-to-board characterization parameter | 46         | °C/W |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±1000 V may actually have higher performance.



# 7.5 Electrical Characteristics

 $V_{DD}$  = 2.7 V to 5.5 V,  $I_{OUT}X$  = Virtual GND,  $A_{GND}X$  = 0 V,  $V_{REF}A$ , B = 10 V,  $T_A$  = full operating temperature range, unless otherwise noted.

|                    | PARAMETER                                 | CONDITIONS                            | MIN | TYP   | MAX | UNIT   |
|--------------------|---|---------------------------------------|-----|-------|-----|--------|
| STATIC PE          | ERFORMANCE <sup>(1)</sup>                 |                                       | '   |       |     |        |
|                    | Resolution                                |                                       |     |       | 16  | Bits   |
| INL                | Deletive equipme                          | DAC8812B                              |     |       | ±2  | LSB    |
| INL                | Relative accuracy                         | DAC8812C                              |     |       | ±1  | LSB    |
| DNL                | Differential nonlinearity                 |                                       |     |       | ±1  | LSB    |
| 1                  | Outrot la alca sa accurant                | Data = 0000h, T <sub>A</sub> = 25°C   |     |       | 10  | - ^    |
| l <sub>OUT</sub> x | Output leakage current                    | Data = 0000h, $T_A = T_A \text{ max}$ |     |       | 20  | nA     |
| G <sub>FSE</sub>   | Full-scale gain error                     | Data = FFFFh                          |     | ±0.75 | ±4  | mV     |
| TCV <sub>FS</sub>  | Full-scale temperature coefficient (2)    |                                       |     | 1     |     | ppm/°C |
| R <sub>FB</sub> X  | Feedback resistor                         | V <sub>DD</sub> = 5 V                 |     | 5     |     | kΩ     |
| REFEREN            | CE INPUT <sup>(2)</sup>                   |                                       |     |       |     | -      |
| V <sub>REF</sub> x | V <sub>REF</sub> x range                  |                                       | -15 |       | 15  | V      |
| R <sub>REF</sub> x | Input resistance                          |                                       | 4   | 5     | 6   | kΩ     |
|                    | Channel-to-channel input resistance match |                                       |     | 1%    |     |        |
| C <sub>REF</sub> x | Input capacitance                         |                                       |     | 5     |     | pF     |
| ANALOG (           | OUTPUT <sup>(2)</sup>                     |                                       |     |       | •   |        |
| l <sub>OUT</sub> x | Output current                            | Data = FFFFh                          | 1.6 |       | 2.5 | mA     |
| C <sub>OUT</sub> x | Output capacitance                        | Code-dependent                        |     | 50    |     | pF     |
| LOGIC INF          | PUTS <sup>(2)</sup>                       |                                       | ·   |       |     |        |
| V                  | lanut lauruslana                          | V <sub>DD</sub> = 2.7 V               |     |       | 0.6 |        |
| $V_{IL}$           | Input low voltage                         | V <sub>DD</sub> = 5 V                 |     |       | 0.8 | V      |
| V                  | lance biob college                        | V <sub>DD</sub> = 2.7 V               | 2.1 |       |     | M      |
| $V_{IH}$           | Input high voltage                        | V <sub>DD</sub> = 5 V                 | 2.4 |       |     | V      |
| I <sub>IL</sub>    | Input leakage current                     |                                       |     |       | 1   | μΑ     |
| C <sub>IL</sub>    | Input capacitance                         |                                       |     |       | 10  | pF     |

 <sup>(1)</sup> All static performance tests (except I<sub>OUT</sub>) are performed in a closed-loop system using an external precision OPA277 I-to-V converter amplifier. The DAC8812 R<sub>FB</sub> pin is tied to the amplifier output. Typical values represent average readings measured at 25°C.
 (2) These parameters are not subject to production testing.



# **Electrical Characteristics (continued)**

 $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$ ,  $I_{OUT}X = \text{Virtual GND}$ ,  $A_{GND}X = 0 \text{ V}$ ,  $V_{REF}A, B = 10 \text{ V}$ ,  $T_A = \text{full operating temperature range, unless otherwise noted.}$ 

|                       | PARAMETER                          | CONDITIONS  | MIN | TYP  | MAX    | UNIT               |
|-----------------------|------------------------------------|---|-----|------|--------|--------------------|
| SUPPLY CH             | ARACTERISTICS                      |   |     |      | '      |                    |
| V <sub>DD RANGE</sub> | Power supply range                 |   | 2.7 |      | 5.5    | V                  |
|                       | Docitive eventy everent            | Logic inputs = 0 V, V <sub>DD</sub> = 4.5 V to 5.5 V  |     | 2    | 5      | μΑ                 |
| I <sub>DD</sub>       | Positive supply current            | Logic inputs = 0 V, V <sub>DD</sub> = 2.7 V to 3.6 V  |     | 1    | 2.5    | μΑ                 |
| P <sub>DISS</sub>     | Power dissipation                  | Logic inputs = 0 V  |     |      | 0.0275 | mW                 |
| P <sub>SS</sub>       | Power supply sensitivity           | $\Delta V_{DD} = \pm 5\%$   |     |      | 0.006% |                    |
| AC CHARAC             | TERISTICS <sup>(2)</sup> (3)       |   |     |      |        |                    |
|                       | O danat contra na contila a tila a | To ±0.1% of full-scale,<br>Data = 0000h to FFFFh to 0000h                                   |     | 0.3  |        |                    |
| t <sub>s</sub>        | Output voltage settling time       | To ±0.0015% of full-scale,<br>Data = 0000h to FFFFh to 0000h                                |     | 0.5  |        | μs                 |
| $Q_G$                 | DAC glitch impulse                 | Data = 7FFFh to 8000h to 7FFFh  |     | 5    |        | nV-s               |
| BW -3 dB              | Reference multiplying BW           | $V_{REF}x = 100 \text{ mV}_{RMS}$ , Data = FFFFh, $C_{FB} = 3 \text{ pF}$                   |     | 10   |        | MHz                |
|                       | Feedthrough error                  | Data = 0000h, $V_{REF}x = 100 \text{ mV}_{RMS}$ , f = 100 kHz                               |     | -70  |        | dB                 |
|                       | Crosstalk error                    | Data = 0000h, V <sub>REF</sub> B = 100 mV <sub>RMS</sub> ,<br>Adjacent channel, f = 100 kHz |     | -100 |        | dB                 |
| $Q_D$                 | Digital feedthrough                | $\overline{\text{CS}}$ = 1 and f <sub>CLK</sub> = 1 MHz                                     |     | 1    |        | nV-s               |
| THD                   | Total harmonic distortion          | V <sub>REF</sub> = 5 V <sub>PP</sub> , Data = FFFFh, f = 1 kHz                              |     | -105 |        | dB                 |
| e <sub>n</sub>        | Output spot noise voltage          | f = 1 kHz, BW = 1 Hz  |     | 12   |        | nV/√ <del>Hz</del> |

<sup>(3)</sup> All ac characteristic tests are performed in a closed-loop system using a THS4011 I-to-V converter amplifier.

# 7.6 Timing Requirements

See Figure 1

|                   |                          | MIN | NOM | MAX | UNIT |
|-------------------|--------------------------|-----|-----|-----|------|
| INTERFA           | CE TIMING <sup>(1)</sup> |     |     |     |      |
| t <sub>CH</sub>   | Clock duration, high     | 10  |     |     | ns   |
| t <sub>CL</sub>   | Clock duration, low      | 10  |     |     | ns   |
| t <sub>CSS</sub>  | CS to clock setup        | 0   |     |     | ns   |
| t <sub>CSH</sub>  | Clock to CS hold         | 10  |     |     | ns   |
| t <sub>LDAC</sub> | Load DAC pulse duration  | 20  |     |     | ns   |
| t <sub>DS</sub>   | Data setup               | 10  |     |     | ns   |
| t <sub>DH</sub>   | Data hold                | 10  |     |     | ns   |
| t <sub>LDS</sub>  | Load setup               | 5   |     |     | ns   |
| t <sub>LDH</sub>  | Load hold                | 25  |     |     | ns   |

<sup>(1)</sup> All input control signals are specified with  $t_R = t_F = 2.5$  ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V.

# 7.7 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

|                  | PARAMETER                      | MIN | TYP | MAX | UNIT |    |  |  |
|------------------|--------------------------------|-----|-----|-----|------|----|--|--|
| INTERFACE TIMING |                                |     |     |     |      |    |  |  |
| t <sub>PD</sub>  | Clock to SDO propagation delay |     | 2   |     | 20   | ns |  |  |







Figure 1. DAC8812 Timing Diagram



# 7.8 Typical Characteristics

### 7.8.1 Channel A—5 V


At  $T_A = 25$ °C,  $V_{DD} = 5$  V, unless otherwise noted





### 7.8.2 Channel B—5 V

At  $T_A = 25$ °C,  $V_{DD} = 5$  V, unless otherwise noted




Copyright © 2005–2016, Texas Instruments Incorporated

# TEXAS INSTRUMENTS

### 7.8.3 Channel A and B-5 V

At  $T_A = 25$ °C,  $V_{DD} = 5$  V, unless otherwise noted






At  $T_A = 25$ °C,  $V_{DD} = 5$  V, unless otherwise noted

# 7.8.4 Channel A-2.7 V

At  $T_A = 25$ °C,  $V_{DD} = 2.7$  V, unless otherwise noted




Copyright © 2005–2016, Texas Instruments Incorporated

# TEXAS INSTRUMENTS

### 7.8.5 Channel B-2.7 V

At  $T_A = 25$ °C,  $V_{DD} = 2.7$  V, unless otherwise noted



Submit Documentation Feedback

Copyright © 2005–2016, Texas Instruments Incorporated




# 8 Detailed Description

### 8.1 Overview

The DAC8812 contains two 16-bit, current-output, digital-to-analog converters (DACs). Each DAC has its own independent multiplying reference input. The DAC8812 uses a 3-wire, SPI-compatible serial data interface, with a configurable asynchronous RS pin for midscale (MSB = 1) or zero-scale (MSB = 0) preset. In addition, an LDAC strobe enables two channel simultaneous updates for hardware synchronized output voltage changes.


# 8.2 Functional Block Diagram



# 8.3 Feature Description

# 8.3.1 Digital-to-Analog Converters

The DAC8812 contains two current-steering R-2R ladder DACs. Figure 30 shows a typical equivalent DAC. Each DAC contains a matching feedback resistor for use with an external I-to-V converter amplifier. The  $R_{FB}X$  pin is connected to the output of the external amplifier. The  $I_{OUT}X$  pin is connected to the inverting input of the external amplifier. The  $A_{GND}X$  pin should be Kelvin-connected to the load point in the circuit requiring the full 16-bit accuracy.



Digital interface connections omitted for clarity. Switches S1 and S2 are closed,  $V_{\rm DD}$  must be powered.

Figure 30. Typical Equivalent DAC Channel



### **Feature Description (continued)**

The DAC is designed to operate with both negative or positive reference voltages. The  $V_{DD}$  power pin is only used by the logic to drive the DAC switches on and off. Note that a matching switch is used in series with the internal 5 k $\Omega$  feedback resistor. If users are attempting to measure the value of  $R_{FB}$ , power must be applied to  $V_{DD}$  in order to achieve continuity. The DAC output voltage is determined by  $V_{REF}$  and the digital data (D) according to Equation 1:

$$V_{OUT} = -V_{REF} \times \frac{D}{65536} \tag{1}$$

Note that the output polarity is opposite of the V<sub>RFF</sub> polarity for dc reference voltages.

The DAC is also designed to accommodate ac reference input signals. The DAC8812 accommodates input reference voltages in the range of -15 V to 15 V. The reference voltage inputs exhibit a constant nominal input resistance of 5 k $\Omega$ ,  $\pm 20\%$ . On the other hand, DAC outputs I<sub>OUT</sub>A and B are code-dependent and produce various output resistances and capacitances.

The choice of external amplifier should take into account the variation in impedance generated by the DAC8812 on the amplifiers' inverting input node. The feedback resistance, in parallel with the DAC ladder resistance, dominates output voltage noise. For multiplying mode applications, an external feedback compensation capacitor,  $C_{FB}$  (4 pF to 20 pF typical), may be needed to provide a critically damped output response for step changes in reference input voltages.

Figure 15 shows the gain vs frequency performance at various attenuation settings using a 3 pF external feedback capacitor connected across the  $I_{OUT}X$  and  $R_{FB}X$  pins. In order to maintain good analog performance, power-supply bypassing of 0.01  $\mu$ F, in parallel with 1  $\mu$ F, is recommended. Under these conditions, clean power supply with low ripple voltage capability should be used. Switching power supplies is usually not suitable for this application due to the higher ripple voltage and  $P_{SS}$  frequency-dependent characteristics. It is best to derive the DAC8812 5-V supply from the system analog supply voltages (do not use the digital 5-V supply); see Figure 31.




Figure 31. Recommended Kelvin-Sensed Hookup






Figure 32. System-Level Digital Interfacing

### 8.3.2 Power-On Reset

When the  $V_{DD}$  power supply is turned on, an internal reset strobe forces all the Input and DAC registers to the zero-code state or midscale, depending on the MSB pin voltage. The  $V_{DD}$  power supply should have a smooth positive ramp without drooping, in order to have consistent results, especially in the region of  $V_{DD}$  = 1.5 V to 2.3 V. The DAC register data stays at zero or midscale setting until a valid serial register data load takes place.

### 8.3.2.1 ESD Protection Circuits

All logic-input pins contain back-biased ESD protection zener diodes connected to ground (DGND) and  $V_{DD}$  as shown in Figure 33.




Figure 33. Equivalent ESD Protection Circuits

### 8.4 Device Functional Modes

### 8.4.1 Serial Data Interface

The DAC8812 uses a 3-wire ( $\overline{CS}$ , SDI, CLK) SPI-compatible serial data interface. Serial data of the DAC8812 is clocked into the serial input register in an 18-bit data-word format. MSB bits are loaded first. Table 1 defines the 18 data-word bits for the DAC8812.



### **Device Functional Modes (continued)**

Data is placed on the SDI pin, and clocked into the register on the positive clock edge of CLK subject to the data setup and data hold time requirements specified in the *Interface Timing* specifications of the *Electrical Characteristics*. Data can only be clocked in while the CS chip select pin is active low. For the DAC8812, only the last 18 bits clocked into the serial register are interrogated when the CS pin returns to the logic high state.

Because most microcontrollers output serial data in 8-bit bytes, three right-justified data bytes can be written to the DAC8812. Keeping the  $\overline{\text{CS}}$  line low between the first, second, and third byte transfers will result in a successful serial register update.

When the data is properly aligned in the shift register, the positive edge of the  $\overline{CS}$  initiates the transfer of new data to the target DAC register, determined by the decoding of address bits A1 and A0. For the DAC8812, Table 1, Table 2, Table 3, and Figure 1 define the characteristics of the software serial interface.

Table 1. Serial Input Register Data Format, Data Loaded MSB First<sup>(1)</sup>

| Bit  | B17<br>(MSB) | B16 | B15 | B14 | B13 | B12 | B11 | B10 | В9 | B8 | В7 | В6 | B5 | B4 | В3 | B2 | B1 | B0<br>(LSB) |
|------|--------------|-----|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|-------------|
| Data | A1           | A0  | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0          |

(1) Only the last 18 bits of data clocked into the serial register (address + data) are inspected when the CS line positive edge returns to logic high. At this point an internally-generated load strobe transfers the serial register data contents (bits D15-D0) to the decoded DAC-input-register address determined by bits A1 and A0. Any extra bits clocked into the DAC8812 shift register are ignored; only the last 18 bits clocked in are used. If double-buffered data is not needed, the LDAC pin can be tied logic low to disable the DAC registers.

Table 2. Control Logic Truth Table<sup>(1)</sup>

| CS        | CLK | LDAC | RS | MSB | SERIAL SHIFT REGISTER                | INPUT REGISTER                                | DAC REGISTER         |
|-----------|-----|------|----|-----|--------------------------------------|---|----------------------|
| Н         | Х   | Н    | Н  | Х   | No effect                            | Latched                                       | Latched              |
| L         | L   | Н    | Н  | Х   | No effect                            | Latched                                       | Latched              |
| L         | ↑+  | Н    | Н  | Х   | Shift register data advanced one bit | Latched                                       | Latched              |
| L         | Н   | Н    | Н  | Х   | No effect                            | Latched                                       | Latched              |
| <b>↑+</b> | L   | Н    | Н  | Х   | No effect                            | Selected DAC updated with current SR contents | Latched              |
| Н         | Х   | L    | Н  | Х   | No effect                            | Latched                                       | Transparent          |
| Н         | Х   | Н    | Н  | Х   | No effect                            | Latched                                       | Latched              |
| Н         | Х   | ↑+   | Н  | Х   | No effect                            | Latched                                       | Latched              |
| Н         | Х   | Н    | L  | 0   | No effect                            | Latched data = 0000h                          | Latched data = 0000h |
| Н         | Х   | Н    | L  | Н   | No effect                            | Latched data = 8000h                          | Latched data = 8000h |

(1) ↑+ = Positive logic transition; **X** = Don't care

Table 3. Address Decode

| A1 | Α0 | DAC DECODE      |  |  |  |
|----|----|-----------------|--|--|--|
| 0  | 0  | None            |  |  |  |
| 0  | 1  | DAC A           |  |  |  |
| 1  | 0  | DAC B           |  |  |  |
| 1  | 1  | DAC A and DAC B |  |  |  |



Figure 34 shows the equivalent logic interface for the key digital control pins for the DAC8812.




Figure 34. DAC8812 Equivalent Logic Interface

Two additional pins,  $\overline{RS}$  and MSB, provide hardware control over the preset function and DAC register loading. If these functions are not needed, the  $\overline{RS}$  pin can be tied to logic high. The asynchronous input  $\overline{RS}$  pin forces all input and DAC registers to either the zero-code state (MSB = 0), or the midscale state (MSB = 1).

# **Application and Implementation**

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information

This design features one channel of the DAC8812 followed by a four-quadrant circuit for multiplying DACs. The circuit conditions the current output of an MDAC into a symmetrical bipolar voltage. The design uses an op amp in a transimpedance configuration to convert the MDAC current into a voltage, followed by an additional amplifier in a summing configuration to apply an offset voltage.

### 9.2 Typical Application




Figure 35. Four-Quadrant Multiplying Application Circuit

### 9.2.1 Design Requirements

Using a multiplying DAC requires a transimpedance stage using an amplifier with minimal input offset voltage. The tolerance of the external resistors varies depending on the goals of the application, but for optimal performance with the DAC8812 the tolerance should be 0.1% for all of the external resistors. The summing stage amplifier also requires low input-offset voltage and enough slew rate for the output range desired.

### 9.2.2 Detailed Design Procedure

The first stage of the design converts the current output of the MDAC (I<sub>OUT</sub>) to a voltage (V<sub>OUT</sub>) using an amplifier in a transimpedance configuration. A typical MDAC features an on-chip feedback resistor sized appropriately to match the ratio of the resistor values used in the DAC R-2R ladder. This resistor is available using the input shown in Figure 35 called  $R_{FB}$  on the MDAC. The MDAC reference and the output of the transimpedance stage are then connected to the inverting input of the amplifier in the summing stage to produce the output that is defined by Equation 2.

$$V_{OUT} \left( Code \right) = \left( \frac{R_{FB2}}{R_{G1}} \times \frac{V_{REF} \times Code}{2^{bits}} \right) - \left( \frac{R_{FB2}}{R_{G2}} \times V_{REF} \right)$$
(2)

### 9.2.3 Application Curves


Figure 36 shows the output voltage vs code of this design, and Figure 37 shows the output error vs code. Notice that the error gets worse as the output code increases because the contribution of the DAC gain error increases with code.

Product Folder Links: DAC8812

Copyright © 2005-2016, Texas Instruments Incorporated



### **Typical Application (continued)**



# 10 Power Supply Recommendations

This device can operate within the specified supply voltage range of 2.7 V to 5.5 V. The power applied to  $V_{DD}$  should be well-regulated and low-noise. In order to further minimize noise from the power supplies, a strong recommendation is to include a 100-pF to 1-nF capacitor and a 0.1- $\mu$ F to 1- $\mu$ F bypass capacitor very close to the  $V_{DD}$  pin. The current consumption of the  $V_{DD}$  pin, the short-circuit current limit, and the load current for these devices are listed in the *Electrical Characteristics* table. Choose a power supply for these devices to meet the aforementioned current requirements.



# 11 Layout

### 11.1 Layout Guidelines

A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies. The DAC8812 offers single-supply operation, and is often used in close proximity with digital logic. microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it is to keep digital noise from appearing at the output. This device has three ground pins: two for analog ground (A<sub>GND</sub>A and A<sub>GND</sub>B) and one for digital ground (DGND), which are pinned out on opposite sides of the device. Ideally, the analog grounds would be connected directly to an analog ground plane, and similarly the digital ground connected to a digital ground plane. These planes would be separated until they were connected at the power-entry point of the system. The power applied to V<sub>DD</sub> should be well-regulated and low-noise. Switching power supplies and dc-dc converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes as their internal logic switches states. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output. V<sub>DD</sub> should be connected to a power-supply plane or trace that is separate from the connection for digital logic until the analog and digital supplies are connected at the power-entry point. In addition, adding both a 100-pF to 1-nF capacitor and a 0.1-μF to 1-μF bypass capacitor is strongly recommended. In some situations, additional bypassing may be required, such as a 100-μF electrolytic capacitor or even a pi filter made up of inductors and capacitors – all designed essentially to provide low-pass filtering for the supply and remove the high-frequency noise.

The compensation capacitors shown on the layout in Figure 38 are not required for normal operation of the DAC. However, overshoot of the amplifier output voltage on large code changes is possible. This can be mitigated by using a compensation capacitor between the IOUTx and RFBx nodes, as shown implemented here.

Performance of the DAC8812 can be compromised by grounding and PCB lead trace resistance. The 16-bit DAC8812 with a 10-V full-scale range has an LSB size of 153  $\mu$ V. The ladder and associated reference and analog ground currents for a given channel can be as high as 2 mA. With this 2-mA current level, a series wiring and connector resistance of only 76 m $\Omega$  causes 1 LSB of voltage drop. The preferred PCB layout for the DAC8812 is to have all AGNDx pins connected directly to an analog ground plane at the device. The noninverting input for the transimpedance amplifier of each channel should also either connect directly to the analog ground plane or have an individual sense trace back to the AGNDx pin connection. The feedback resistor trace to the transimpedance amplifier should also be kept short and have low resistance in order to prevent IR drops from contributing to gain error. Therefore, it is important to place the transimpedance amplifier as close to the DAC as possible. This attention to wiring and placement ensures the optimal performance of the DAC8812.



# 11.2 Layout Example




Figure 38. DAC8812 Layout Example



# 12 Device and Documentation Support

### 12.1 Documentation Support

### 12.1.1 Related Documentation

For related documentation see the following:

DAC8811 16-Bit, Serial Input Multiplying Digital-to-Analog Converter

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

SPI is a trademark of Motorola, Inc.

All other trademarks are the property of their respective owners.

### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

www.ti.com 14-Jul-2025

### PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package   Pins  | Package qty   Carrier | RoHS | Lead finish/  | MSL rating/         | Op temp (°C) | Part marking |
|-----------------------|--------|---------------|-----------------|-----------------------|------|---------------|---------------------|--------------|--------------|
|                       | (1)    | (2)           |                 |                       | (3)  | Ball material | Peak reflow         |              | (6)          |
|                       |        |               |                 |                       |      | (4)           | (5)                 |              |              |
| DAC8812IBPW           | Active | Production    | TSSOP (PW)   16 | 90   TUBE             | Yes  | NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | DAC8812      |
| DAC8812IBPW.A         | Active | Production    | TSSOP (PW)   16 | 90   TUBE             | Yes  | NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | DAC8812      |
| DAC8812IBPWG4         | Active | Production    | TSSOP (PW)   16 | 90   TUBE             | Yes  | NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | DAC8812      |
| DAC8812IBPWG4.A       | Active | Production    | TSSOP (PW)   16 | 90   TUBE             | Yes  | NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | DAC8812      |
| DAC8812IBPWR          | Active | Production    | TSSOP (PW)   16 | 2000   LARGE T&R      | Yes  | NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | DAC8812      |
| DAC8812IBPWR.A        | Active | Production    | TSSOP (PW)   16 | 2000   LARGE T&R      | Yes  | NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | DAC8812      |
| DAC8812ICPW           | Active | Production    | TSSOP (PW)   16 | 90   TUBE             | Yes  | NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | DAC8812      |
| DAC8812ICPW.A         | Active | Production    | TSSOP (PW)   16 | 90   TUBE             | Yes  | NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | DAC8812      |
| DAC8812ICPWG4         | Active | Production    | TSSOP (PW)   16 | 90   TUBE             | Yes  | NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | DAC8812      |
| DAC8812ICPWR          | Active | Production    | TSSOP (PW)   16 | 2000   LARGE T&R      | Yes  | NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | DAC8812      |
| DAC8812ICPWR.A        | Active | Production    | TSSOP (PW)   16 | 2000   LARGE T&R      | Yes  | NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | DAC8812      |

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# PACKAGE OPTION ADDENDUM

www.ti.com 14-Jul-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 15-Jul-2025

# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

|    | •   |
|----|---|
| A0 | Dimension designed to accommodate the component width     |
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




### \*All dimensions are nominal

| Device       | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| DAC8812IBPWR | TSSOP           | PW                 | 16 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |
| DAC8812ICPWR | TSSOP           | PW                 | 16 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 15-Jul-2025



# \*All dimensions are nominal

| Device       | Device Package Type |    | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|---------------------|----|------|------|-------------|------------|-------------|
| DAC8812IBPWR | TSSOP               | PW | 16   | 2000 | 350.0       | 350.0      | 43.0        |
| DAC8812ICPWR | TSSOP               | PW | 16   | 2000 | 350.0       | 350.0      | 43.0        |

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 15-Jul-2025

# **TUBE**




\*All dimensions are nominal

| Device          | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-----------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| DAC8812IBPW     | PW           | TSSOP        | 16   | 90  | 530    | 10.2   | 3600   | 3.5    |
| DAC8812IBPW.A   | PW           | TSSOP        | 16   | 90  | 530    | 10.2   | 3600   | 3.5    |
| DAC8812IBPWG4   | PW           | TSSOP        | 16   | 90  | 530    | 10.2   | 3600   | 3.5    |
| DAC8812IBPWG4.A | PW           | TSSOP        | 16   | 90  | 530    | 10.2   | 3600   | 3.5    |
| DAC8812ICPW     | PW           | TSSOP        | 16   | 90  | 530    | 10.2   | 3600   | 3.5    |
| DAC8812ICPW.A   | PW           | TSSOP        | 16   | 90  | 530    | 10.2   | 3600   | 3.5    |
| DAC8812ICPWG4   | PW           | TSSOP        | 16   | 90  | 530    | 10.2   | 3600   | 3.5    |



SMALL OUTLINE PACKAGE



### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated