





TPS2061, TPS2062, TPS2063 TPS2065, TPS2066, TPS2067

SLVS490A-DECEMBER 2003-REVISED JULY 2004


CURRENT-LIMITED, POWER-DISTRIBUTION SWITCHES

FEATURES

- 70-mΩ High-Side MOSFET
- 1-A Continuous Current
- Thermal and Short-Circuit Protection
- Accurate Current Limit (1.1 A min, 2.1 A max)
- Operating Range: 2.7 V to 5.5 V
- 0.6-ms Typical Rise Time
- Undervoltage Lockout
- Deglitched Fault Report (OC)
- No OC Glitch During Power Up
- 1-µA Maximum Standby Supply Current
- Bidirectional Switch
- Ambient Temperature Range: -40°C to 85°C
- ESD Protection
- UL Pending

APPLICATIONS

- Heavy Capacitive Loads
- Short-Circuit Protections




[†] All Enable Inputs Are Active High For TPS2065, TPS2066, and TPS2067

DESCRIPTION

The TPS206x power-distribution switches are intended for applications where heavy capacitive loads and short-circuits are likely to be encountered. This device incorporates $70\text{-m}\Omega$ N-channel MOSFET power switches for power-distribution systems that require multiple power switches in a single package. Each switch is controlled by a logic enable input. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

When the output load exceeds the current-limit threshold or a short is present, the device limits the output current to a safe level by switching into a constant-current mode, pulling the overcurrent (\overline{OCx}) logic output low. When continuous heavy overloads and short-circuits increase the power dissipation in the switch, causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures that the switch remains off until valid input voltage is present. This power-distribution switch is designed to set current limit at 1.5 A typically.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

AVAILABLE OPTION AND ORDERING INFORMATION

T _A	ENABLE	RECOMMENDED TYPICAL SHORT-CIRCUIT		NUMBER OF	PACKAGED DEVICES ⁽¹⁾		
- A	2117.1522	CONTINUOUS LOAD CURRENT	CURRENT LIMIT AT 25°C	SWITCHES	MSOP (DGN)	SOIC(D)	
	Active low	1 A	1.5 A	Single	TPS2061DGN	TPS2061D	
	Active high			Sirigle	TPS2065DGN	TPS2065D	
-40°C to 85°C	Active low			Dual	TPS2062DGN	TPS2062D	
-40 0 10 85 0	Active high				TPS2066DGN	TPS2066D	
	Active low			Triple	-	TPS2063D	
	Active high				-	TPS2067D	

(1) The package is available taped and reeled. Add an R suffix to device types (e.g., TPS2062DR).

LEAD (PB-FREE) ORDERING INFORMATION

T _A	SOIC(D)	STATUS ⁽¹⁾	ECO-STATUS ⁽²⁾	MSOP (DGN)	STATUS ⁽¹⁾	ECO-STATUS ⁽²⁾
	TPS2061DG4	Active		TPS2061DGNG4	Active	
-40°C to 85°C	TPS2062DG4	Active	Green	TPS2062DGNG4	Active	Green
-40 C to 65 C	TPS2065DG4	Active	Green	TPS2065DGNG4	Active	Gleen
	TPS2066DG4	Active	1	TPS2066DGNG4	Active	

- (1) The marketing status values are defined as follows:
 - LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
 - NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
 - PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
 - OBSOLETE: TI has discontinued production of the device.
- (2) Eco-Status information Additional details including specific material content can be accessed at www.ti.com/leadfree
 - N/A: Not yet available Lead (Pb)-Free, for estimated conversion dates go to www.ti.com/leadfree.
 - **Pb-Free**: TI defines "Lead (Pb)-Free" or "Pb-Free" to mean RoHS compatible, including a lead concentration that does not exceed 0.1% of total product weight, and, if designed to be soldered, suitable for use in specified lead-free soldering processes.
 - Green: TI defines "Green" to mean Lead (Pb)-Free and in addition, uses package materials that do not contain halogens, including bromine (Br), or antimony (Sb) above 0.1% of total product weight.



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

		UNIT		
Input voltage range, V _{I(IN)} ⁽²⁾		-0.3 V to 6 V		
Output voltage range, V _{O(OUT)} (2), V _{O(OUTx)}				
Input voltage range, V _{I(/EN)} , V _{I(EN)} , V _{I(/ENx)} , V	-0.3 V to 6 V			
Voltage range, V _{I(/OC)} , V _{I(/OCx)}	-0.3 V to 6 V			
Continuous output current, I _{O(OUT)} , I _{O(OUTx)}	Internally limited			
Continuous total power dissipation	See Dissipation Rating Table			
Operating virtual junction temperature rang	Operating virtual junction temperature range, T _J			
Storage temperature range, T _{stg}		-65°C to 150°C		
Lead temperature soldering 1,6 mm (1/16 i	260°C			
	Human body model MIL-STD-883C	2 kV		
Electrostatic discharge (ESD) protection	Charge device model (CDM)	500 V		

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATING RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
D-8	585.82 mW	5.8582 mW/°C	322.20 mW	234.32 mW
DGN-8	1712.3 mW	17.123 mW/°C	941.78 mW	684.33 mW
D-16	898.47 mW	8.9847 mW/°C	494.15 mW	359.38 mW

RECOMMENDED OPERATING CONDITIONS

	MIN	MAX	UNIT
Input voltage, V _{I(IN)}	2.7	5.5	V
Input voltage, V _{I(/EN)} , V _{I(EN)} , V _{I(ENx)} , V _{I(ENx)}	0	5.5	V
Continuous output current, I _{O(OUT)} , I _{O(OUTx)}	0	1	Α
Operating virtual junction temperature, T _J	-40	125	°C

ELECTRICAL CHARACTERISTICS

over recommended operating junction temperature range, $V_{I(IN)} = 5.5 \text{ V}$, $I_O = 1 \text{ A}$, $V_{I(/ENx)} = 0 \text{ V}$, or $V_{I(ENx)} = 5.5 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS ⁽¹⁾			MIN	TYP	MAX	UNIT
POWE	R SWITCH							
	Static drain-source on-state resistance, 5-V operation and 3.3-V operation	$V_{I(IN)} = 5 \text{ V or } 3.3 \text{ V},$	I _O = 1 A	-40°C ≤ T _J ≤ 125°C		70	135	mΩ
r _{DS(on)}	Static drain-source on-state resistance, 2.7-V operation ⁽²⁾	$V_{I(IN)} = 2.7 V,$	I _O = 1 A	-40°C ≤ T _J ≤ 125°C		75	150	mΩ
t _r ⁽²⁾	Rise time, output	V _{I(IN)} = 5.5 V				0.6	1.5	
'r`'	Rise time, output	$V_{I(IN)} = 2.7 \text{ V}$	C _L = 1 μF,	T _ 25°C		0.4	1	ma
. (2)	Fall time, output	V _{I(IN)} = 5.5 V	$C_L = 1 \mu F,$ $R_L = 5 \Omega$	$T_J = 25^{\circ}C$	0.05		0.5	ms
t _f (2)	Fall time, output	V _{I(IN)} = 2.7 V			0.05		0.5	

Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

⁽²⁾ All voltages are with respect to GND.

⁽²⁾ Not tested in production, specified by design.



ELECTRICAL CHARACTERISTICS (continued)

over recommended operating junction temperature range, $V_{I(IN)} = 5.5 \text{ V}$, $I_O = 1 \text{ A}$, $V_{I(/ENx)} = 0 \text{ V}$, or $V_{I(ENx)} = 5.5 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ENABI	LE INPUT EN OR EN						
V _{IH}	High-level input voltage	$2.7 \text{ V} \le \text{V}_{\text{I(IN)}} \le 5.5 \text{ V}$		2			
V _{IL}	Low-level input voltage	2.7 V ≤ V _{I(IN)} ≤ 5.5 V				0.8	V
I _i	Input current	$V_{I(/ENx)} = 0 \text{ V or } 5.5 \text{ V}, V_{I(ENx)} = 0 \text{ V or } 5.5 \text{ V}$		-0.5		0.5	μA
t _{on} (2)	Turnon time	$C_L = 100 \mu \text{F}, R_L = 5 \Omega$			-	3	
t _{off} (2)	Turnoff time	$C_L = 100 \mu F, R_L = 5 \Omega$		-	10	ms	
	ENT LIMIT					!	
Ios	Short-circuit output current	$V_{I(IN)} = 5 \text{ V}$, OUT connected to GND, device ϵ	enabled into short-circuit	1.1	1.5	2.1	Α
	Y CURRENT (TPS2061, TPS2	1 (/		<u> </u>			
		No load on OUT, V _{I(/ENx)} = 5.5 V,	T _{.1} = 25°C		0.5	1	
Supply	current, low-level output	or $V_{I(ENx)} = 0$ V	-40°C ≤ T _J ≤ 125°C		0.5	5	μΑ
		,	T _J = 25°C		43	60	
Supply	current, high-level output	or $V_{I(ENx)} = 5.5 \text{ V}$	-40°C ≤ T _J ≤ 125°C		43	70	μA
Leakaç	ge current	OUT connected to ground, $V_{I(/EN)} = 5.5 \text{ V}$,	-40°C ≤ T _J ≤ 125°C		1		μA
Reverse leakage current		,	T _{.1} = 25°C		0		μA
	Y CURRENT (TPS2062, TPS2		1j - 20 0	L			
00		· ·	T _{.1} = 25°C		0.5	1	
Supply	current, low-level output	or $V_{I(ENx)} = 0 \text{ V}$	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$		0.5	5	μA
		,	$T_J = 25^{\circ}C$		50	70	
Supply	current, high-level output	or $V_{I(ENx)} = 5.5 \text{ V}$	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$		50	90	μA
Leakaç	ge current	OUT connected to ground, V _{I(/ENx)} = 5.5 V,	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$		1		μA
Revers	se leakage current		T _J = 25°C		0.2		μA
	Y CURRENT (TPS2063, TPS2	1 \	11 - 20 0				
			T _J = 25°C	1	0.5	2	
Supply	current, low-level output	No load on OUT, $V_{I(/ENx)} = 0 \text{ V}$	-40°C ≤ T _J ≤ 125°C		0.5	10	μA
			$T_J = 25^{\circ}C$		65	90	
Supply	current, high-level output	$\begin{array}{l} \text{Tr } V_{I(EN)} = 0 \text{ V} \\ V_{I(OUTx)} = 5.5 \text{ V}, \text{ IN } = \text{ground}^{(3)} \\ \text{S66} \\ \\ \text{No load on OUT, } V_{I(/ENx)} = 5.5 \text{ V}, \\ \text{No load on OUT, } V_{I(/ENx)} = 0 \text{ V}, \\ \text{No load on OUT, } V_{I(/ENx)} = 0 \text{ V}, \\ \text{OUT connected to ground, } V_{I(/ENx)} = 5.5 \text{ V}, \\ \text{OUT connected to ground, } V_{I(/ENx)} = 5.5 \text{ V}, \\ \text{OUT connected to ground}^{(3)} \\ OUT connected t$	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$		65	110	μA
Leakaç	ge current	OUT connected to ground, $V_{I(/ENx)} = 5.5 \text{ V}$,	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$		1	110	μA
Revers	se leakage current	,	T _J = 25°C		0.2		μA
	RVOLTAGE LOCKOUT	Ti(OUTX) old tyllian greans	·J = 0	L			
	vel input voltage, IN			2		2.5	V
	esis, IN	T ₁ = 25°C		<u> </u>	75		mV
<u> </u>	CURRENT OC1 and OC2	1.3 -5 5		1			
	low voltage, V _{OL(OCx)}	laves > = 5 mA				0.4	V
	te current ⁽³⁾					1	μA
	glitch ⁽³⁾	,		4	8	15	ms
	MAL SHUTDOWN ⁽⁴⁾	2 C. Good Horr of Goodsoftlori					
	al shutdown threshold (3)			135			°C
	ery from thermal shutdown (3)			125			°C
Hyster	•			120	10		°C
riyaten	OOIO : 7		L	10			

Not tested in production, specified by design. The thermal shutdown only reacts under overcurrent conditions.




DEVICE INFORMATION

Terminal Functions (TPS2061 and TPS2065)

	TERMINAL		I/O	DESCRIPTION
NAME	TPS2061	TPS2065	1/0	DESCRIPTION
EN	4	-	I	Enable input, logic low turns on power switch
EN	-	4	I	Enable input, logic high turns on power switch
GND	1	1		Ground
IN	2, 3	2,3	ı	Input voltage
oc	5	5	0	Overcurrent, open-drain output, active-low
OUT	6, 7, 8	6, 7, 8	0	Power-switch output

Functional Block Diagram



Note A: Current sense


Note B: Active low (EN) for TPS2061. Active high (EN) for TPS2065.



Terminal Functions (TPS2062 and TPS2066)


	TERMINAL		TERMINAL		TERMINAL		1/0	DECORPTION
NAME	N	NO.		DESCRIPTION				
	TPS2062	TPS2066						
EN1	3	-	I	Enable input, logic low turns on power switch IN-OUT1				
EN2	4	-	I	Enable input, logic low turns on power switch IN-OUT2				
EN1	-	3	I	Enable input, logic high turns on power switch IN-OUT1				
EN2	-	4	I	Enable input, logic high turns on power switch IN-OUT2				
GND	1	1		Ground				
IN	2	2	I	Input voltage				
OC1	8	8	0	Overcurrent, open-drain output, active low, IN-OUT1				
OC2	5	5	0	Overcurrent, open-drain output, active low, IN-OUT2				
OUT1	7	7	0	Power-switch output, IN-OUT1				
OUT2	6	6	0	Power-switch output, IN-OUT2				

Functional Block Diagram



Note A: Current sense

Note B: Active low (ENx) for TPS2062. Active high (ENx) for TPS2066.






Terminal Functions (TPS2063 and TPS2067)

TERMINAL		1/0	DECORIDE	
NAME	TPS2063	TPS2067	1/0	DESCRIPTION
EN1	3		I	Enable input, logic low turns on power switch IN1-OUT1
EN2	4		I	Enable input, logic low turns on power switch IN1-OUT2
EN3	7		I	Enable input, logic low turns on power switch IN2-OUT3
EN1		3	I	Enable input, logic high turns on power switch IN1-OUT1
EN2		4	ı	Enable input, logic high turns on power switch IN1-OUT2
EN3		7	I	Enable input, logic high turns on power switch IN2-OUT3
GND	1, 5	1, 5		Ground
IN1	2	2	I	Input voltage for OUT1 and OUT2
IN2	6	6	I	Input voltage for OUT3
NC	8, 9, 10	8, 9, 10		No connection
OC1	16	16	0	Overcurrent, open-drain output, active low, IN1-OUT1
OC2	13	13	0	Overcurrent, open-drain output, active low, IN1-OUT2
OC3	12	12	0	Overcurrent, open-drain output, active low, IN2-OUT3
OUT1	15	15	0	Power-switch output, IN1-OUT1
OUT2	14	14	0	Power-switch output, IN1-OUT2
OUT3	11	11	0	Power-switch output, IN2-OUT3



Functional Block Diagram




Note A: Current sense

Note B: Active low (ENx) for TPS2063; Active high (ENx) for TPS2067



PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

Figure 1. Test Circuit and Voltage Waveforms




Figure 2. Turnon Delay and Rise Time With 1-µF Load

Figure 3. Turnoff Delay and Fall Time With 1- μF Load



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 4. Turnon Delay and Rise Time With 100-µF Load




Figure 5. Turnoff Delay and Fall Time With 100-µF Load




Figure 6. Short-Circuit Current, Device Enabled Into Short




Figure 7. Inrush Current With Different Load Capacitance



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 8. 2- Ω Load Connected to Enabled Device





Figure 9. 1- Ω Load Connected to Enabled Device




TYPICAL CHARACTERISTICS





TYPICAL CHARACTERISTICS (continued)






Figure 16.






Figure 15.

TPS2061, TPS2065 SUPPLY CURRENT, OUTPUT DISABLED vs JUNCTION TEMPERATURE




Figure 17.



TYPICAL CHARACTERISTICS (continued)

TPS2062, TPS2066 SUPPLY CURRENT, OUTPUT DISABLED vs JUNCTION TEMPERATURE




Figure 18.

STATIC DRAIN-SOURCE ON-STATE RESISTANCE vs JUNCTION TEMPERATURE




Figure 20.

TPS2063, TPS2067 SUPPLY CURRENT, OUTPUT DISABLED vs JUNCTION TEMPERATURE




Figure 19.

SHORT-CIRCUIT OUTPUT CURRENT vs JUNCTION TEMPERATURE





Figure 21.



TYPICAL CHARACTERISTICS (continued)







Figure 23.





APPLICATION INFORMATION

POWER-SUPPLY CONSIDERATIONS




Figure 25. Typical Application

A 0.01-µF to 0.1-µF ceramic bypass capacitor between IN and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a 0.01-µF to 0.1-µF ceramic capacitor improves the immunity of the device to short-circuit transients.

OVERCURRENT

A sense FET is employed to check for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before $V_{I(IN)}$ has been applied (see Figure 15). The TPS206x senses the short and immediately switches into a constant-current output.

In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents may flow for a short period of time before the current-limit circuit can react. After the current-limit circuit has tripped (reached the overcurrent trip threshold), the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded (see Figure 18). The TPS206x is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

OC RESPONSE

The $\overline{\text{OCx}}$ open-drain output is asserted (active low) when an overcurrent or overtemperature shutdown condition is encountered after a 10-ms deglitch timeout. The output remains asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause a momentary overcurrent condition; however, no false reporting on $\overline{\text{OCx}}$ occurs due to the 10-ms deglitch circuit. The TPS206x is designed to eliminate false overcurrent reporting. The internal overcurrent deglitch eliminates the need for external components to remove unwanted pulses. $\overline{\text{OCx}}$ is not deglitched when the switch is turned off due to an overtemperature shutdown.






Figure 26. Typical Circuit for the OC Pin

POWER DISSIPATION AND JUNCTION TEMPERATURE

The low on-resistance on the N-channel MOSFET allows the small surface-mount packages to pass large currents. The thermal resistances of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. Begin by determining the $r_{DS(on)}$ of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from Figure 20. Using this value, the power dissipation per switch can be calculated by:

•
$$P_D = r_{DS(on)} \times I^2$$

Multiply this number by the number of switches being used. This step renders the total power dissipation from the N-channel MOSFETs.

Finally, calculate the junction temperature:

•
$$T_J = P_D \times R_{\Theta JA} + T_A$$

Where:

- T_A= Ambient temperature °C
- $R_{\Theta JA}$ = Thermal resistance
- P_D = Total power dissipation based on number of switches being used.

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.

THERMAL PROTECTION

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The TPS206x implements a thermal sensing to monitor the operating junction temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises due to excessive power dissipation. Once the die temperature rises to approximately 140°C due to overcurrent conditions, the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 10°C, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed. The \overline{OCx} open-drain output is asserted (active low) when an overtemperature shutdown or overcurrent occurs.

UNDERVOLTAGE LOCKOUT (UVLO)

An undervoltage lockout ensures that the power switch is in the off state at power up. Whenever the input voltage falls below approximately 2 V, the power switch is quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO also keeps the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. On reinsertion, the power switch is turned on, with a controlled rise time to reduce EMI and voltage overshoots.

SLVS490A-DECEMBER 2003-REVISED JULY 2004



APPLICATION INFORMATION (continued)

UNIVERSAL SERIAL BUS (USB) APPLICATIONS

The universal serial bus (USB) interface is a 12-Mb/s, or 1.5-Mb/s, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (e.g., keyboards, printers, scanners, and mice). The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply.

The USB specification defines the following five classes of devices, each differentiated by power-consumption requirements:

- Hosts/self-powered hubs (SPH)
- Bus-powered hubs (BPH)
- Low-power, bus-powered functions
- High-power, bus-powered functions
- Self-powered functions

SPHs and BPHs distribute data and power to downstream functions. The TPS206x has higher current capability than required by one USB port; so, it can be used on the host side and supplies power to multiple downstream ports or functions.

HOST/SELF-POWERED AND BUS-POWERED HUBS

Hosts and SPHs have a local power supply that powers the embedded functions and the downstream ports (see Figure 27). This power supply must provide from 5.25 V to 4.75 V to the board side of the downstream connection under full-load and no-load conditions. Hosts and SPHs are required to have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.






Figure 27. Typical Four-Port USB Host / Self-Powered Hub

BPHs obtain all power from upstream ports and often contain an embedded function. The hubs are required to power up with less than one unit load. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. This can be accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than one unit load. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.

LOW-POWER BUS-POWERED AND HIGH-POWER BUS-POWERED FUNCTIONS

Both low-power and high-power bus-powered functions obtain all power from upstream ports; low-power functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44 Ω and 10 μ F at power up, the device must implement inrush current limiting (see Figure 28). With TPS206x, the internal functions could draw more than 500 mA, which fits the needs of some applications such as motor driving circuits.






Figure 28. High-Power Bus-Powered Function

USB POWER-DISTRIBUTION REQUIREMENTS

USB can be implemented in several ways, and, regardless of the type of USB device being developed, several power-distribution features must be implemented.

- Hosts/SPHs must:
 - Current-limit downstream ports
 - Report overcurrent conditions on USB V_{BUS}
- BPHs must:
 - Enable/disable power to downstream ports
 - Power up at <100 mA
 - Limit inrush current (<44 Ω and 10 μ F)
- · Functions must:
 - Limit inrush currents
 - Power up at <100 mA

The feature set of the TPS206x allows them to meet each of these requirements. The integrated current-limiting and overcurrent reporting is required by hosts and self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-powered hubs, as well as the input ports for bus-powered functions (see Figure 29).






Figure 29. Hybrid Self / Bus-Powered Hub Implementation

GENERIC HOT-PLUG APPLICATIONS

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise times and fall times of the TPS206x, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS206x also ensures that the switch is off after the card has been removed, and that the switch is off during the next insertion. The UVLO feature insures a soft start with a controlled rise time for every insertion of the card or module.






Figure 30. Typical Hot-Plug Implementation

By placing the TPS206x between the V_{CC} input and the rest of the circuitry, the input power reaches these devices first after insertion. The typical rise time of the switch is approximately 1 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.

DETAILED DESCRIPTION

Power Switch

The power switch is an N-channel MOSFET with a low on-state resistance. Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled. The power switch supplies a minimum current of 1 A.

Charge Pump

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires little supply current.

Driver

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage.

Enable (ENx or ENx)

The logic enable disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1 μ A when a logic high is present on \overline{ENx} , or when a logic low is present on \overline{ENx} . A logic zero input on \overline{ENx} , or a logic high input on \overline{ENx} restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels.

Overcurrent (OCx)

The $\overline{\text{OCx}}$ open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output remains asserted until the overcurrent or overtemperature condition is removed. A 10-ms deglitch circuit prevents the $\overline{\text{OCx}}$ signal from oscillation or false triggering. If an overtemperature shutdown occurs, the $\overline{\text{OCx}}$ is asserted instantaneously.





DETAILED DESCRIPTION (continued)

Current Sense

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant-current mode and holds the current constant while varying the voltage on the load.

Thermal Sense


The TPS206x implements a thermal sensing to monitor the operating temperature of the power distribution switch. In an overcurrent or short-circuit condition the junction temperature rises. When the die temperature rises to approximately 140° C due to overcurrent conditions, the internal thermal sense circuitry turns off the switch, thus preventing the device from damage. Hysteresis is built into the thermal sense, and after the device has cooled approximately 10 degrees, the switch turns back on. The switch continues to cycle off and on until the fault is removed. The open-drain false reporting output (\overline{OCx}) is asserted (active low) when an overtemperature shutdown or overcurrent occurs.

Undervoltage Lockout

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.

DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com https://www.ti.com.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated