



DMB54D0UV

N-CHANNEL ENHANCEMENT MODE MOSFET PLUS PNP TRANSISTOR

Features

- N-Channel MOSFET and PNP Transistor in One Package
- Low On-Resistance
- Very Low Gate Threshold Voltage, 1.0V max
- Low Input Capacitance
- Fast Switching Speed
- Low Input/Output Leakage
- Ultra-Small Surface Mount Package
- ESD Protected MOSFET Gate up to 2kV
- Lead, Halogen and Antimony Free, RoHS Compliant (Note 1)
- "Green" Device (Note 2)
- Qualified to AEC-Q101 Standards for High Reliability

Mechanical Data

- Case: SOT563
- Case Material: Molded Plastic, "Green" Molding Compound. UL Flammability Classification Rating 94V-0
- Moisture Sensitivity: Level 1 per J-STD-020
- Terminal Connections: See Diagram
- Terminals: Finish Matte Tin annealed over Copper lead frame.
 Solderable per MIL-STD-202, Method 208
- Weight: 0.006 grams (approximate)








Top View







Top View Internal Schematic


Ordering Information (Note 3)

Part Number	Case	Packaging
DMB54D0UV-7	SOT563	3,000/Tape & Reel
DMB54D0UV-13	SOT563	10,000/Tape & Reel

Notes:

- 1. EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant. No purposely added lead. Halogen and Antimony free
- 2. Diodes Inc.'s "Green" policy can be found on our website at http://www.diodes.com.
- 3. For packaging details, go to our website at http://www.diodes.com.

Marking Information



MB2 = Marking Code YM = Date Code Marking Y = Year (ex: V = 2008) M = Month (ex: 9 = September)

Date Code Key

Year	2008	2009	20	10	2011	2012	2013	2014	1 20	15	2016	2017
Code	V	W	>	Χ	Υ	Z	Α	В	(C	D	E
Month	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
Code	1	2	3	4	5	6	7	8	9	0	N	D



Maximum Ratings – MOSFET, Q1 @T_A = 25°C unless otherwise specified

Character	stic	Symbol	Value	Units
Drain-Source Voltage		V _{DSS}	50	V
Gate-Source Voltage		V _{GSS}	±12	V
Drain Current (Note 4)	Continuous	I _D	160	mA
Pulsed Drain Current (Note 4)		I _{DM}	560	mA

Maximum Ratings - PNP Transistor, Q2 @TA = 25°C unless otherwise specified

Characteristic	Symbol	Value	Unit
Collector-Base Voltage	V _{CBO}	-50	V
Collector-Emitter Voltage	V_{CEO}	-45	V
Emitter-Base Voltage	V_{EBO}	-5.0	V
Collector Current	Ic	-100	mA

Thermal Characteristics, Total Device @T_A = 25°C unless otherwise specified

Characteristic	Symbol	Value	Unit
Total Power Dissipation (Note 4)	P_{D}	250	mW
Thermal Resistance, Junction to Ambient (Note 4)	$R_{ hetaJA}$	500	°C/W
Operating and Storage Temperature Range	T _J , T _{STG}	-55 to +150	°C

Electrical Characteristics - MOSFET @TA = 25°C unless otherwise specified

Characteristic	Symbol	Min	Тур	Max	Unit	Test Condition
OFF CHARACTERISTICS (Note 5)						
Drain-Source Breakdown Voltage	BV _{DSS}	50			V	$V_{GS} = 0V, I_D = 250\mu A$
Zero Gate Voltage Drain Current	I _{DSS}			10	μΑ	$V_{DS} = 50V, V_{GS} = 0V$
Gate-Body Leakage	I _{GSS}		_	1.0 5.0	μА	$V_{GS} = \pm 8V, V_{DS} = 0V$ $V_{GS} = \pm 12V, V_{DS} = 0V$
ON CHARACTERISTICS (Note 5)						
Gate Threshold Voltage	V _{GS(th)}	0.7	0.8	1.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
Static Drain-Source On-Resistance	D		3.1	4	Ω	$V_{GS} = 4V, I_D = 100mA$
Static Drain-Source On-Resistance	R _{DS} (ON)		4	5		$V_{GS} = 2.5V, I_D = 80mA$
Forward Transconductance	g FS	180			mS	$V_{DS} = 10V, I_D = 100mA,$ f = 1.0KHz
DYNAMIC CHARACTERISTICS (Note 6)						
Input Capacitance	C _{iss}		25		pF	101/1/
Output Capacitance	Coss		5		pF	$V_{DS} = 10V, V_{GS} = 0V,$ -f = 1.0MHz
Reverse Transfer Capacitance	C _{rss}	_	2.1	_	pF	71 = 1.0IVII 12


- 4. Device mounted on FR-4 substrate PC board, 2oz copper, with minimum recommended pad layout.5. Short duration pulse test used to minimize self-heating effect.
- 6. Guaranteed by design. Not subject to product testing.




Electrical Characteristics - PNP Transistor @TA = 25°C unless otherwise specified


Characteristic	Symbol	Min	Тур	Max	Unit	Test Condition	
Collector-Base Breakdown Voltage (Note 5)	V _{(BR)CBO}	-50	I		V	$I_C = 10\mu A, I_B = 0$	
Collector-Emitter Breakdown Voltage (Note 5)	V _{(BR)CEO}	-45	I		V	$I_C = 10 \text{mA}, I_B = 0$	
Emitter-Base Breakdown Voltage (Note 5)	$V_{(BR)EBO}$	-5			>	$I_E = 1\mu A, I_C = 0$	
DC Current Gain (Note 5)	h _{FE}	220	290	475	l	$V_{CE} = -5.0V, I_{C} = -2.0mA$	
Collector-Emitter Saturation Voltage (Note 5)	V _{CE(SAT)}		_	-100	mV	$I_C = -10 \text{mA}, I_B = -0.5 \text{mA}$	
Concolor Emiliar Calaration Voltage (14010-0)	VCE(SAT)		_	-400	111 V	$I_C = -100 \text{mA}, I_B = -5.0 \text{mA}$	
Base-Emitter Saturation Voltage (Note 5)	V _{BE(SAT)}	_	-700	_	mV	$I_C = -10 \text{mA}, I_B = -0.5 \text{mA}$	
Base Emilier Galaration Voltage (Note o)		_	-900	_	111 V	$I_C = -100 \text{mA}, I_B = -5.0 \text{mA}$	
Base-Emitter Voltage (Note 5)	V _{BE(ON)}	-600	_	-750 m\/	mV	$V_{CE} = -5.0V, I_{C} = -2.0mA$	
base-Emilier voltage (Note 9)	VBE(ON)	V BE(ON)	_	_	-820	****	$V_{CE} = -5.0V, I_{C} = -10mA$
Collector-Cutoff Current (Note 5)	lana		1	-15	nA	V _{CB} = -30V	
Collector-Cutoff Current (Note 3)	ICBO	1	l	-4.0	μΑ	$V_{CB} = -30V, T_A = 150^{\circ}C$	
Collector-Emitter Cut-Off Current (Note 5)	I _{CES}		I	-100	nA	V _{CE} = -45V	
Gain Bandwidth Product	f _T	100	_	_	MHz	V _{CE} = -5.0V, I _C = -10mA, f = 100MHz	
Output Capacitance	C _{OB}		I	4.5	pF	V _{CB} = -10V, f = 1.0MHz	
Noise Figure	NF			10	dB	$I_C = -0.2$ mA, $V_{CE} = -5.0$ Vdc,	
Noise rigure	INF			10	uБ	$R_S = 2.0K\Omega$, $f = 1.0KHz$, $BW = 200Hz$	

MOSFET









T_A, AMBIENT TEMPERATURE (°C) Fig. 7 Gate Threshold Variation vs. Ambient Temperature

50

75

25

100

0.7

0.5






Fig. 9 Derating Curve - Total Package Power Dissipation

PNP Transistor




Fig. 10 Typical DC Current Gain vs. Collector Current




Fig. 11 Collector-Emitter Saturation Voltage vs. Collector Current





Fig. 12 Typical Gain-Bandwidth Product vs. Collector Current




Package Outline Dimensions



SOT563						
Dim	Min	Max	Тур			
Α	0.15	0.30	0.20			
В	1.10	1.25	1.20			
С	1.55	1.70	1.60			
ם	-		0.50			
G	0.90	1.10	1.00			
Н	1.50	1.70	1.60			
K	0.55	0.60	0.60			
L	0.10	0.30	0.20			
M	0.10	0.18	0.11			
All Dimensions in mm						

Suggested Pad Layout



Dimensions	Value (in mm)
Z	2.2
G	1.2
Х	0.375
Y	0.5
C1	1.7
C2	0.5



IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
 - 1. are intended to implant into the body, or
 - 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2012, Diodes Incorporated

www.diodes.com