

3.0-V TO 5.5-V, 12-BIT, 200-KSPS, 4-/8-CHANNEL, LOW-POWER SERIAL ANALOG-TO-DIGITAL CONVERTER WITH AUTOPOWER-DOWN

Check for Samples: [TLV2548-EP](#)

FEATURES

- Maximum Throughput 200-KSPS
- Built-In Reference, Conversion Clock and 8x FIFO
- Differential/Integral Nonlinearity Error: ± 1.2 LSB
- Signal-to-Noise and Distortion Ratio: 70 dB, $f_i = 12$ kHz
- Spurious Free Dynamic Range: 75 dB, $f_i = 12$ kHz
- SPI (CPOL = 0, CPHA = 0)/DSP-Compatible Serial Interfaces With SCLK up to 20 MHz
- Single Wide Range Supply 3.0 Vdc to 5.5 Vdc
- Analog Input Range 0 V to Supply Voltage With 500-kHz BW
- Hardware Controlled and Programmable Sampling Period
- Low Operating Current (1.0 mA at 3.3 V, 2.0 mA at 5.5 V With External Ref, 1.7-mA at 3.3V, 2.4-mA at 5.5-V With Internal Ref)
- Power Down: Software/Hardware Power-Down Mode (1 μ A Max, Ext Ref), Autopower-Down Mode (1 μ A, Ext Ref)
- Programmable Auto-Channel Sweep

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (-55°C/125°C) Temperature Range⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability

PW PACKAGE (TOP VIEW)			
SDO	1	20	CS
SDI	2	19	REFP
SCLK	3	18	REFM
EOC/(INT)	4	17	FS
V _{CC}	5	16	PWDN
A0	6	15	GND
A1	7	14	CSTART
A2	8	13	A7
A3	9	12	A6
A4	10	11	A5

(1) Custom temperature ranges available

DESCRIPTION

The TLV2548 is a high performance, 12-bit low-power, 3.86- μ s, CMOS analog-to-digital converter (ADC) which operates from a single 3.0-V to 5.5-V power supply. This device has three digital inputs and a 3-state output [chip select (CS), serial input-output clock (SCLK), serial data input (SDI), and serial data output (SDO)] that provide a direct 4-wire interface to the serial port of most popular host microprocessors (SPI interface). When interfaced with a TI DSP, a frame sync (FS) signal is used to indicate the start of a serial data frame.


In addition to a high-speed A/D converter and versatile control capability, this device has an on-chip analog multiplexer that can select any analog inputs or one of three internal self-test voltages. The sample-and-hold function is automatically started after the fourth SCLK edge (normal sampling) or can be controlled by a special pin, CSTART, to extend the sampling period (extended sampling). The normal sampling period can also be programmed as short (12 SCLKs) or as long (24 SCLKs) to accommodate faster SCLK operation popular among high-performance signal processors. The TLV2548 is designed to operate with very low power consumption. The power-saving feature is further enhanced with software/hardware/autopower-down modes and programmable conversion speeds. The conversion clock (OSC) and reference are built-in. The converter can use the external SCLK as the source of the conversion clock to achieve higher (up to 2.8 μ s when a 20-MHz SCLK is used) conversion speed. Two different internal reference voltages are available. An optional external reference can also be used to achieve maximum flexibility.

The TLV2548 is characterized for operation from -55°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FUNCTIONAL BLOCK DIAGRAM

Table 1. ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-55°C to 125°C	TSSOP-PW	TLV2548MPWREP	TV2548EP

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Table 2. TERMINAL FUNCTIONS

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
A0	6	I	Analog signal inputs. The analog inputs are applied to these terminals and are internally multiplexed. The driving source impedance should be less than or equal to 1 kΩ.
A1	7		
A2	8		
A3	9		
A4	10		For a source impedance greater than 1 kΩ, use the asynchronous conversion start signal CSTART (CSTART low time controls the sampling period) or program long sampling period to increase the sampling time.
A5	11		
A6	12		
A7	13		
CS	20	I	Chip select. A high-to-low transition on the CS input resets the internal 4-bit counter, enables SDI, and removes SDO from 3-state within a maximum setup time. SDI is disabled within a setup time after the 4-bit counter counts to 16 (clock edges) or a low-to-high transition of CS whichever happens first. NOTE: CS falling and rising edges need to happen when SCLK is low for a microprocessor interface such as SPI.

Table 2. TERMINAL FUNCTIONS (continued)

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
<u>CSTART</u>	14	I	This terminal controls the start of sampling of the analog input from a selected multiplex channel. Sampling time starts with the falling edge of <u>CSTART</u> and ends with the rising edge of <u>CSTART</u> as long as <u>CS</u> is held high. In mode 01, select cycle, <u>CSTART</u> can be issued as soon as CHANNEL is selected which means the fifth SCLK during the select cycle, but the effective sampling time is not started until <u>CS</u> goes to high. The rising edge of <u>CSTART</u> (when <u>CS</u> = 1) also starts the conversion. Tie this terminal to <u>V_{CC}</u> if not used.
<u>EOC/(INT)</u>	4	O	[PROGRAMMED AS <u>EOC</u>]: This output goes from a high-to-low logic level at the end of the sampling period and remains low until the conversion is complete and data are ready for transfer. <u>EOC</u> is used in conversion mode 00 only. [PROGRAMMED AS <u>INT</u>]: This pin can also be programmed as an interrupt output signal to the host processor. The falling edge of <u>INT</u> indicates data are ready for output. The following <u>CS</u> ↓ or <u>FS</u> clears <u>INT</u> .
<u>FS</u>	17	I	DSP frame sync input. Indication of the <u>start</u> of a serial data frame in or out of the device. If <u>FS</u> remains low after the falling edge of <u>CS</u> , <u>SDI</u> is not enabled until an active <u>FS</u> is presented. A high-to-low transition on the <u>FS</u> input resets the internal 4-bit counter and enables <u>SDI</u> within a maximum setup time. <u>SDI</u> is disabled within a setup time after the 4-bit counter counts to 16 (clock edges) or a low-to-high transition of <u>CS</u> whichever happens first. Tie this terminal to <u>V_{CC}</u> if not used. See the Data Code Information section, item 1.
<u>GND</u>	15	I	Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to <u>GND</u> .
<u>PWDN</u>	16	I	Both analog and reference circuits are powered down when this pin is at logic zero. The device can be restarted by active <u>CS</u> , <u>FS</u> or <u>CSTART</u> after this pin is pulled back to logic one.
<u>SCLK</u>	3	I	Input serial clock. This terminal receives the serial SCLK from the host processor. SCLK is used to clock the input <u>SDI</u> to the input register. When programmed, it may also be used as the source of the conversion clock. NOTE: This device supports CPOL (clock polarity) = 0, which is SCLK returns to zero when idling for SPI compatible interface.
<u>SDI</u>	2	I	Serial data input. The input data is presented with the MSB (D15) first. The first 4-bit MSBs, D(15–12) are decoded as one of the 16 commands. The configure write commands require an additional 12 bits of data. When <u>FS</u> is not used (<u>FS</u> = 1), the first MSB (D15) is expected after the falling edge of <u>CS</u> and is latched in on the rising edges of SCLK (after <u>CS</u> ↓). When <u>FS</u> is used (typical with an active <u>FS</u> from a DSP) the first MSB (D15) is expected after the falling edge of <u>FS</u> and is latched in on the falling edges of SCLK. <u>SDI</u> is disabled within a setup time after the 4-bit counter counts to 16 (clock edges) or a low-to-high transition of <u>CS</u> whichever happens first.
<u>SDO</u>	1	O	The 3-state serial output for the A/D conversion result. <u>SDO</u> is kept in the high-impedance state when <u>CS</u> is high and after the <u>CS</u> falling edge and until the MSB is presented. The output format is MSB first. When <u>FS</u> is not used (<u>FS</u> = 1 at the falling edge of <u>CS</u>), the MSB is presented to the <u>SDO</u> pin after the <u>CS</u> falling edge, and successive data are available at the rising edge of SCLK and changed on the falling edge. When <u>FS</u> is used (<u>FS</u> = 0 at the falling edge of <u>CS</u>), the MSB is presented to <u>SDO</u> after the falling edge of <u>CS</u> and <u>FS</u> = 0 is detected. Successive data are available at the falling edge of SCLK and changed on the rising edge. (This is typically used with an active <u>FS</u> from a DSP.) For conversion and FIFO read cycles, the first 12 bits are result from previous conversion (data) followed by 4 don't care bits. The first four bits from <u>SDO</u> for CFR read cycles should be ignored. The register content is in the last 12 bits. <u>SDO</u> is 3-state (float) after the 16th bit. See the Data Code Information section, item 2.
<u>REFM</u>	18	I	External reference input or internal reference decoupling. Tie this pin to analog ground if internal reference is used.

Table 2. TERMINAL FUNCTIONS (continued)

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
REFP	19	I	External reference input or internal reference decoupling (shunt capacitors of 10 μ F and 0.1 μ F between REFP and REFM). The maximum input voltage range is determined by the difference between the voltage applied to this terminal and the REFM terminal when an external reference is used.
VCC	5	I	Positive supply voltage

Detailed Description

Analog Inputs and Internal Test Voltages

The 4/8 analog inputs and three internal test inputs are selected by the analog multiplexer depending on the command entered. The input multiplexer is a break-before-make type to reduce input-to-input noise injection resulting from channel switching.

Converter

The TLV2548 uses a 12-bit successive approximation ADC utilizing a charge redistribution DAC. [Figure 1](#) shows a simplified version of the ADC.

The sampling capacitor acquires the signal on Ain during the sampling period. When the conversion process starts, the SAR control logic and charge redistribution DAC are used to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator into a balanced condition. When the comparator is balanced, the conversion is complete and the ADC output code is generated.




Figure 1. Simplified Model of the Successive-Approximation System

Serial Interface

INPUT DATA FORMAT	
MSB	LSB
D15-D12	D11-D0
Command ID[15:12]	Configuration data field ID[11:0]

Input data is binary. All trailing blanks can be filled with zeros.

OUTPUT DATA FORMAT READ CFR/FIFO READ	
MSB	LSB
D15-D12	D11-D0
Don't care	Register content or FIFO content OD[11:0]

OUTPUT DATA FORMAT CONVERSION	
MSB	LSB
D15-D4	D3-D0
Conversion result OD[11:0]	Don't care

The output data format is binary (unipolar straight binary).

Binary

Zero scale code = 000h, Vcode = VREFM.

Full scale code = FFFh, Vcode = VREFP – 1 LSB

Control and Timing

Power Up and Initialization Requirements

- Determine processor type by writing A000h to the TLV2548 (\overline{CS} must be toggled).
- Configure the device (\overline{CS} must make a high-to-low transition, then can be held low if in DSP mode; i.e., active FS).

The first conversion after power up or resuming from power down is not valid.

Start of the Cycle

- When FS is not used (FS = 1 at the falling edge of \overline{CS}), the falling edge of \overline{CS} is the start of the cycle.
- When FS is used (FS is an active signal from a DSP), the falling edge of FS is the start of the cycle.

First 4-MSBs: The Command Register (CMR)

The TLV2548 has a 4-bit command set (see [Table 3](#)) plus a 12-bit configuration data field. Most of the commands require only the first 4 MSBs, i.e., without the 12-bit data field.

The valid commands are listed in [Table 3](#).

Table 3. TLV2548 Command Set⁽¹⁾

SDI D(15-12) BINARY		COMMAND
0000b	0h	Select analog input channel 0
0001b	1h	Select analog input channel 1
0010b	2h	Select analog input channel 2
0011b	3h	Select analog input channel 3
0100b	4h	Select analog input channel 4
0101b	5h	Select analog input channel 5
0110b	6h	Select analog input channel 6
0111b	7h	Select analog input channel 7
1000b	8h	SW power down (analog + reference)
1001b	9h	Read CFR register data shown as SDO D(11-0)
1010b	Ah plus data	Write CFR followed by 12-bit data, e.g., 0A100h means external reference, short sampling, SCLK/4, single shot, INT
1011b	Bh	Select test, voltage = (REFP+REFM)/2
1100b	Ch	Select test, voltage = REFM
1101b	Dh	Select test, voltage = REFP
1110b	Eh	FIFO read, FIFO contents shown as SDO D(15-4), D(3-0) = 0000
1111b	Fh plus data	Reserved

(1) The status of the CFR can be read with a read CFR command when the device is programmed for one-shot conversion mode (CFR D[6,5] = 00).

Configuration

Configuration data is stored in one 12-bit configuration register (CFR) (see [Table 4](#) for CFR bit definitions). Once configured after first power up, the information is retained in the H/W or S/W power down state. When the device is being configured, a write CFR cycle is issued by the host processor. This is a 16-bit write. If the SCLK stops after the first eight bits are entered, then the next eight bits can be taken after the SCLK is resumed.

Table 4. TLV2548 Configuration Register (CFR) Bit Definitions

BIT	DEFINITION
D11	Reference select 0: External 1: Internal (Tie REFM to analog ground if the internal reference is selected.)
D10	Internal reference voltage select 0: Internal ref = 4 V 1: internal ref = 2 V
D9	Sample period select 0: Short sampling 12 SCLKs (1x sampling time) 1: Long sampling 24 SCLKs (2x sampling time)
D(8,7)	Conversion clock source select 00: Conversion clock = internal OSC 01: Conversion clock = SCLK 10: Conversion clock = SCLK/4 11: Conversion clock = SCLK/2
D(6,5)	Conversion mode select 00: Single shot mode [FIFO not used, D(1,0) has no effect.] 01: Repeat mode 10: Sweep mode 11: Repeat sweep mode
D(4,3) ⁽¹⁾	Sweep auto sequence select 00: 0-1-2-3-4-5-6-7 01: 0-2-4-6-0-2-4-6 10: 0-0-2-2-4-4-6-6 11: 0-2-0-2-0-2-0-2
D2	EOC/INT - pin function select 0: Pin used as INT 1: Pin used as EOC
D(1,0)	FIFO trigger level (sweep sequence length) 00: Full (INT generated after FIFO level 7 filled) 01: 3/4 (INT generated after FIFO level 5 filled) 10: 1/2 (INT generated after FIFO level 3 filled) 11: 1/4 (INT generated after FIFO level 1 filled)

(1) These bits only take effect in conversion modes 10 and 11.

Sampling

The sampling period starts after the first four input data are shifted in if they are decoded as one of the conversion commands. These are select analog input (channels 0 through 7) and select test (channels 1 through 3).

Normal Sampling

When the converter is using normal sampling, the sampling period is programmable. It can be 12 SCLKs (short sampling) or 24 SCLKs (long sampling). Long sampling helps when SCLK is faster than 10 MHz or when input source resistance is high.

Extended Sampling

CSTART - An asynchronous (to the SCLK) signal, via dedicated hardware pin, CSTART, can be used in order to have total control of the sampling period and the start of a conversion. This extended sampling is user defined and is totally independent of SCLK. While CS is high, the falling edge of CSTART is the start of the sampling period and is controlled by the low time of CSTART. The minimum low time for CSTART should be at least equal to the minimum $t_{(SAMPLE)}$. In a select cycle used in mode 01 (REPEAT MODE), CSTART can be started as soon

as the channel is selected (after the fifth SCLK). In this case the sampling period is not started until \overline{CS} has become inactive. Therefore the non-overlapped \overline{CSTART} low time must meet the minimum sampling time requirement. The low-to-high transition of \overline{CSTART} terminates the sampling period and starts the conversion period. The conversion clock can also be configured to use either internal OSC or external SCLK. This function is useful for an application that requires:

- The use of an extended sampling period to accommodate different input source impedance.
- The use of a faster I/O clock on the serial port but not enough sampling time is available due to the fixed number of SCLKs. This could be due to a high input source impedance or due to higher MUX ON resistance at lower supply voltage.

Once the conversion is complete, the processor can initiate a read cycle by using either the read FIFO command to read the conversion result or by simply selecting the next channel number for conversion. Since the device has a valid conversion result in the output buffer, the conversion result is simply presented at the serial data output. To completely get out of the extended sampling mode, \overline{CS} must be toggled twice from a high-to-low transition while \overline{CSTART} is high. The read cycle mentioned above followed by another configuration cycle of the ADC qualifies this condition and successfully puts the ADC back to its normal sampling mode. This can be viewed in [Figure 9](#).

Table 5. Sample and Convert Conditions

	CONDITIONS	SAMPLE	CONVERT
\overline{CSTART}	$\overline{CS} = 1$ (see Figure 11 and Figure 19)	No sampling clock (SCLK) required. Sampling period is totally controlled by the low time of \overline{CSTART} . The high-to-low transition of \overline{CSTART} (when $\overline{CS} = 1$) starts the sampling of the analog input signal. The low time of \overline{CSTART} dictates the sampling period. The low-to-high transition of \overline{CSTART} ends sampling period and begins the conversion cycle. (Note: this trigger only works when internal reference is selected for conversion modes 01, 10, and 11.)	
\overline{CS}	$\overline{CSTART} = 1$ $FS = 1$	SCLK is required. Sampling period is programmable under normal sampling. When programmed to sample under short sampling, 12 SCLKs are generated to complete sampling period. 24 SCLKs are generated when programmed for long sampling. A command set to configure the device requires 4 SCLKs thereby extending to 16 or 28 SCLKs respectively before conversion takes place. (Note: Because the ADC only bypasses a valid channel select command, the user can use select channel 0, 0000b, as the SDI input when either \overline{CS} or FS is used as trigger for conversion. The ADC responds to commands such as SW powerdown, 1000b.)	1) If the internal clock OSC is selected, a maximum conversion time of 3.86 μ s can be achieved. 2) If external SCLK is selected, conversion time is $t_{conv} = 14 \times DIV/f_{(SCLK)}$, where DIV can be 1, 2, or 4.
FS	$\overline{CSTART} = 1$ $CS = 0$		

TLV2548 Conversion Modes

The TLV2548 has four different conversion modes (mode 00, 01, 10, 11). The operation of each mode is slightly different, depending on how the converter performs the sampling and which host interface is used. The trigger for a conversion can be an active \overline{CSTART} (extended sampling), \overline{CS} (normal sampling, SPI interface), or FS (normal sampling, TMS320 DSP interface). When FS is used as the trigger, \overline{CS} can be held active, i.e. \overline{CS} does not need to be toggled through the trigger sequence. SDI can be one of the channel select commands, such as SELECT CHANNEL 0. Different types of triggers should not be mixed throughout the repeat and sweep operations. When \overline{CSTART} is used as the trigger, the conversion starts on the rising edge of \overline{CSTART} . The minimum low time for \overline{CSTART} is equal to $t_{(SAMPLE)}$. If an active \overline{CS} or FS is used as the trigger, the conversion is started after the 16th or 28th SCLK edge. Enough time (for conversion) should be allowed between consecutive triggers so that no conversion is terminated prematurely.

One Shot Mode (Mode 00)

One shot mode (mode 00) does not use the FIFO, and the EOC is generated as the conversion is in progress (or INT is generated after the conversion is done).

Repeat Mode (Mode 01)

Repeat mode (mode 01) uses the FIFO. This mode setup requires configuration cycle and channel select cycle. Once the programmed FIFO threshold is reached, the FIFO must be read, or the data is lost when the sequence starts over again with the SELECT cycle and series of triggers. No configuration is required except for re-selecting the channel unless the operation mode is changed. This allows the host to set up the converter and continue monitoring a fixed input and come back to get a set of samples when preferred.

Triggered by CSTART: The first conversion can be started with a select cycle or CSTART. To do so, the user can issue CSTART during the select cycle, immediately after the 4-bit channel select command. The first sample started as soon as the select cycle is finished (i.e., CS returns to 1). If there is enough time (2 μ s) left between the SELECT cycle and the following CSTART, a conversion is carried out. In this case, you need one less trigger to fill the FIFO. Succeeding samples are triggered by CSTART.

Sweep Mode (Mode 10)

Sweep mode (mode 10) also uses the FIFO. Once it is programmed in this mode, all of the channels listed in the selected sweep sequence are visited in sequence. The results are converted and stored in the FIFO. This sweep sequence may not be completed if the FIFO threshold is reached before the list is completed. This allows the system designer to change the sweep sequence length. Once the FIFO has reached its programmed threshold, an interrupt (INT) is generated. The host must issue a read FIFO command to read and clear the FIFO before the next sweep can start.

Repeat Sweep Mode (Mode 11)

Repeat sweep mode (mode 11) works the same way as mode 10 except the operation has an option to continue even if the FIFO threshold is reached. Once the FIFO has reached its programmed threshold, an interrupt (INT) is generated. Then two things may happen:

1. The host may choose to act on it (read the FIFO) or ignore it. If the next cycle is a read FIFO cycle, all of the data stored in the FIFO is retained until it has been read in order.
2. If the next cycle is not a read FIFO cycle, or another CSTART is generated, all of the content stored in the FIFO is cleared before the next conversion result is stored in the FIFO, and the sweep is continued.

Table 6. TLV2548 Conversion Mode⁽¹⁾ (2) (3)

CONVERSION MODE	CFR D(6,5)	SAMPLING TYPE	OPERATION
One shot	00	Normal	<ul style="list-style-type: none"> • Single conversion from a selected channel • <u>CS</u> or FS to start select/sampling/conversion/read • One <u>INT</u> or EOC generated after each conversion • Host must serve <u>INT</u> by selecting channel, and converting and reading the previous output.
		Extended	<ul style="list-style-type: none"> • Single conversion from a selected channel • <u>CS</u> to select/read • <u>CSTART</u> to start sampling and conversion • One <u>INT</u> or EOC generated after each conversion • Host must serve <u>INT</u> by selecting next channel and reading the previous output.

- (1) Programming the EOC/INT pin as the EOC signal works for mode 00 only. The other three modes automatically generate an INT signal irrespective of how EOC/INT is programmed.
- (2) Extended sampling mode using CSTART as the trigger only works when internal reference is selected for conversion modes 01, 10, and 11.
- (3) When using CSTART to sample in extended mode, the falling edge of the next CSTART trigger should occur no more than 2.5 μ s after the falling CS edge (or falling FS edge if FS is active) of the channel select cycle. This is to prevent an ongoing conversion from being canceled.

Table 6. TLV2548 Conversion Mode ⁽¹⁾ ⁽²⁾ ⁽³⁾ (continued)

CONVERSION MODE	CFR D(6,5)	SAMPLING TYPE	OPERATION
Repeat	01	Normal	<ul style="list-style-type: none"> Repeated conversions from a selected channel \overline{CS} or FS to start sampling/conversion One \overline{INT} generated after FIFO is filled up to the threshold Host must serve \overline{INT} by either 1) (FIFO read) reading out all of the FIFO contents up to the threshold, then repeat conversions from the same selected channel or 2) writing another command(s) to change the conversion mode. If the FIFO is not read when INT is served, it is cleared.
		Extended	<ul style="list-style-type: none"> Same as normal sampling except \overline{CSTART} starts each sampling and conversion when \overline{CS} is high.
Sweep	10	Normal	<ul style="list-style-type: none"> One conversion per channel from a sequence of channels \overline{CS} or FS to start sampling/conversion One \overline{INT} generated after FIFO is filled up to the threshold Host must serve \overline{INT} by (FIFO read) reading out all of the FIFO contents up to the threshold, then write another command(s) to change the conversion mode.
		Extended	<ul style="list-style-type: none"> Same as normal sampling except \overline{CSTART} starts each sampling and conversion when \overline{CS} is high.
Repeat sweep	11	Normal	<ul style="list-style-type: none"> Repeated conversions from a sequence of channels \overline{CS} or FS to start sampling/conversion One \overline{INT} generated after FIFO is filled up to the threshold Host must serve \overline{INT} by either 1) (FIFO read) reading out all of the FIFO contents up to the threshold, then repeat conversions from the same selected channel or 2) writing another command(s) to change the conversion mode. If the FIFO is not read when INT is served it is cleared.
		Extended	<ul style="list-style-type: none"> Same as normal sampling except \overline{CSTART} starts each sampling and conversion when \overline{CS} is high.


Timing Diagrams

The timing diagrams can be categorized into two major groups: non-conversion and conversion. The non-conversion cycles are read and write (configuration). None of these cycles carry a conversion. Conversion cycles are those four modes of conversion.

Read Cycle (Read FIFO or Read CFR)

Read CFR Cycle

The read command is decoded in the first four clocks. SDO outputs the contents of the CFR after the fourth SCLK. This command works only when the device is programmed in the single shot mode (mode 00).


Figure 2. TLV2548 Read CFR Cycle (FS active)





Figure 3. TLV2548 Read CFR Cycle (FS = 1)

FIFO Read Cycle

The first command in the active cycle after INT is generated, if the FIFO is used, is assumed as the FIFO read command. The first FIFO content is output immediately before the command is decoded. If this command is not a FIFO read, then the output is terminated but the first data in the FIFO is retained until a valid FIFO read command is decoded. Use of more layers of the FIFO reduces the time taken to read multiple data. This is because the read cycle does not generate EOC or INT, nor does it carry out any conversion.



These devices can perform continuous FIFO read cycles (FS = 1) controlled by SCLK; SCLK can stop between each 16 SCLKs.

Figure 4. TLV2548 FIFO Read Cycle (FS = 1)

Write Cycle (Write CFR)

The write cycle is used to write to the configuration register CFR (with 12-bit register content). The write cycle does not generate an EOC or INT, nor does it carry out any conversion (see power up and initialization requirements).




Figure 5. TLV2548 Write Cycle (FS Active)




Figure 6. TLV2548 Write Cycle (FS = 1)

Conversion Cycles

DSP/Normal Sampling




Figure 7. Mode 00 Single Shot/Normal Sampling (FS Signal Used)






Figure 8. Mode 00 Single Shot/Normal Sampling (FS = 1, FS Signal Not Used)



† This is one of the single shot commands. Conversion starts on next rising edge of CSTART.

Figure 9. Mode 00 Single Shot/Extended Sampling (FS Signal Used, FS Pin Connected to TMS320 DSP)

Modes Using the FIFO: Modes 01, 10, 11 Timing



† Command = Configure write for mode 01, FIFO threshold = 1/2

‡ Command = Read FIFO, first FIFO read

§ Command = Select ch2.

¶ Use any channel select command to trigger SDI input.

Figure 10. TLV2548 Mode 01 DSP Serial Interface (Conversions Triggered by FS)




Figure 11. TLV2548 Mode 01 µp/DSP Serial Interface (Conversions Triggered by CSTART)




Figure 12. TLV2548 Mode 10/11 DSP Serial Interface (Conversions Triggered by FS)





Figure 13. TLV2548 Mode 10/11 DSP Serial Interface (Conversions Triggered by **CSTART)**



† Command = Configure write for mode 10 or 11, FIFO threshold = 1/2, sweep seq = 0-1-2-3.

‡ Command = Read FIFO

§ Use any channel select command to trigger SDI input.

Figure 14. TLV2548 Mode 10/11 μ p Serial Interface (Conversions Triggered by **CS)**

FIFO Operation




Figure 15. TLV2548 FIFO

The device has an eight-layer FIFO that can be programmed for different thresholds. An interrupt is sent to the host after the pre-programmed threshold is reached. The FIFO can be used to store data from either a fixed channel or a series of channels based on a pre-programmed sweep sequence. For example, an application may require eight measurements from channel 3. In this case, the FIFO is filled with eight data sequentially taken from channel 3. Another application may require data from channel 0, channel 2, channel 4, and channel 6 in an orderly manner. Therefore, the threshold is set for 1/2 and the sweep sequence 0-2-4-6-0-2-4-6 is chosen. An interrupt is sent to the host as soon as all four data are in the FIFO.

In single shot mode, the FIFO automatically uses a 1/8 FIFO depth. Therefore the CFR bits (D1,0) controlling FIFO depth are don't care.

SCLK and Conversion Speed


There are two ways to adjust the conversion speed.

- The SCLK can be used as the source of the conversion clock to get the highest throughput of the device. The minimum onboard OSC is 3.6 MHz and 14 conversion clocks are required to complete a conversion (corresponding 3.86- μ s conversion time). The devices can operate with an SCLK up to 20 MHz for the supply voltage range specified. When a more accurate conversion time is desired, the SCLK can be used as the source of the conversion clock. The clock divider provides speed options appropriate for an application where a high speed SCLK is used for faster I/O. The total conversion time is $14 \times (\text{DIV}/f_{\text{SCLK}})$ where DIV is 1, 2, or 4. For example a 20-MHz SCLK with the divide by 4 option produces a $14 \times (4/20 \text{ M}) = 2.8\text{-}\mu\text{s}$ conversion time. When an external serial clock (SCLK) is used as the source of the conversion clock, the maximum equivalent conversion clock ($f_{\text{SCLK}}/\text{DIV}$) should not exceed 6 MHz.
- Autopower down can be used to slow down the device at a reduced power consumption level. This mode is always used by the converter. If the device is not accessed (by CS or CSTART), the converter is powered down to save power. The built-in reference is left on in order to quickly resume operation within one half SCLK period. This provides unlimited choices to trade speed with power savings.

Reference Voltage

The device has a built-in reference with a programmable level of 2 V or 4 V. If the internal reference is used, REFP is set to 2 V or 4 V and REFM should be connected to the analog ground of the converter. An external reference can also be used through two reference input pins, REFP and REFM, if the reference source is programmed as external. The voltage levels applied to these pins establish the upper and lower limits of the analog inputs to produce a full-scale and zero-scale reading respectively. The values of REFP, REFM, and the analog input should not exceed the positive supply or be lower than GND consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal is equal to or higher than REFP and at zero when the input signal is equal to or lower than REFM.

Reference Block Equivalent Circuit



- If internal reference is used, tie REFM to analog ground and install a 10- μ F (or 4.7- μ F) internal reference compensation capacitor between REFP and REFM to store the charge as shown in the figure above.
- If external reference is used, the 10- μ F (internal reference compensation) capacitor is optional. REFM can be connected to external REFM or AGND.
- Internal reference voltage drift, due to temperature variations, is approximately ± 10 mV about the nominal 2 V (typically) from -10°C to 100°C . The nominal value also varies approximately ± 50 mV across devices.
- Internal reference leakage during low ON time: Leakage resistance is on the order of 100 M Ω or more. This means the time constant is about 1000 s with 10- μ F compensation capacitance. Since the REF voltage does not vary much, the reference comes up quickly after resuming from auto power down. At power up and power down the internal reference sees a glitch of about 500 μ V when 2-V internal reference is used (1 mV when 4-V internal reference is used). This glitch settles out after about 50 μ s.

Figure 16. Reference Block Equivalent Circuit

Power Down

The device has three power-down modes.

Autopower-Down Mode

The device enters the autopower-down state at the end of a conversion.

In autopower-down, the power consumption reduces to about 1 mA when an internal reference is selected. The built-in reference is still on to allow the device to resume quickly. The resumption is fast enough (within 0.5 SCLK) for use between cycles. An active CS, FS, or CSTART resumes the device from power-down state. The power current is 1 μ A when an external reference is programmed and SCLK stops.

Hardware/Software Power-Down Mode

Writing 8000h to the device puts the device into a software power-down state, and the entire chip (including the built-in reference) is powered down. For a hardware power down, the dedicated PWDN pin provides another way to power down the device asynchronously. These two power-down modes power down the entire device including the built-in reference to save power. The power-down current is reduced to about 1 μ A as the SCLK is stopped.

An active \overline{CS} , FS , or \overline{CSTART} restores the device. There is no time delay when an external reference is selected. However, if an internal reference is used, it takes about 20 ms to warm up. Deselect $PWDN$ pin to remove the device from the hardware power-down state. This requires about 20 ms to warm up if an internal reference is also selected.

The configuration register is not affected by any of the power-down modes but the sweep operation sequence has to be started over again. All FIFO contents are cleared by the power-down modes.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

	VALUE	UNIT
Supply voltage range, GND to V_{CC}	–0.3 to 6.5	V
Analog input voltage range	–0.3 to $V_{CC} + 0.3$	V
Reference input voltage	$V_{CC} + 0.3$	V
Digital input voltage range	–0.3 to $V_{CC} + 0.3$	V
T_J	–55 to 150	°C
T_A	–55 to 125	°C
T_{stg}	–65 to 150	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260	°C

(1) Stresses beyond those listed under the absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS

PACKAGE	$T_A < 25^\circ C$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ C$ ⁽¹⁾	$T_A = 125^\circ C$ POWER RATING
20 PW	977 mW	7.8 mW/°C	195 mW

(1) This is the inverse of the traditional junction-to-ambient thermal resistance ($R_{\theta JA}$). Thermal resistance is not production tested and the values given are for informational purposes only.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	3	3.3	5.5
	Analog input voltage ⁽¹⁾	0		V_{CC}
V_{IH}	High level control input voltage	2.1		V
V_{IL}	Low-level control input voltage		0.6	V
$t_d(CSL-FSH)$	Delay time, delay from \overline{CS} falling edge to FS rising edge (see Figure 17).	0.5		SCLKs
$t_d(SCLK-CSH)$	Delay time, delay from 16th SCLK falling edge to \overline{CS} rising edge (FS = 1), or 17th rising edge (FS is active) (see Figure 17 and Figure 20).	0.5		SCLKs
$t_{su}(FSH-SCLKL)$	Setup time, FS rising edge before SCLK falling edge (see Figure 17).	20		ns
$t_h(FSH-SCLKL)$	Hold time, FS hold high after SCLK falling edge (see Figure 17).	30		ns
$t_{wH}(CS)$	Pulse width, \overline{CS} high time (see Figure 17 and Figure 20).	100		ns
$t_{wH}(FS)$	Pulse width, FS high time (see Figure 17).	0.75	1	SCLKs
$t_c(SCLK)$	SCLK cycle time (see Figure 17 and Figure 20).	67	10000	ns
	$V_{CC} = 3.0\text{ V to }3.6\text{ V}$			
	$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	50	10000	

(1) When binary output format is used, analog input voltages greater than that applied to REFP convert as all ones (111111111111), while input voltages less than that applied to REFM convert as all zeros (000000000000). The device is functional with reference down to 1 V. ($VREFP - VREFM - 1$); however, the electrical specifications are no longer applicable.

RECOMMENDED OPERATING CONDITIONS (continued)

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
$t_{WL(SCLK)}$	Pulse width, SCLK low time (see Figure 17 and Figure 20)	$V_{CC} = 4.5\text{ V}$	22			ns
		$V_{CC} = 3.0\text{ V}$	27			
$t_{WH(SCLK)}$	Pulse width, SCLK high time (see Figure 17 and Figure 20)	$V_{CC} = 4.5\text{ V}$	22			ns
		$V_{CC} = 3.0\text{ V}$	27			
$t_{su(DI-SCLK)}$	Setup time, SDI valid before falling edge of SCLK (FS is active) or the rising edge of SCLK (FS=1) (see and Figure 20).		25			ns
$t_{h(DI-SCLK)}$	Hold time, SDI hold valid after falling edge of SCLK (FS is active) or the rising edge of SCLK (FS=1) (see Figure 17).		5			ns
$t_d(CSL-DOV)$	Delay time, delay from \overline{CS} falling edge to SDO valid (see Figure 17 and Figure 20).				25	ns
$t_d(FSL-DOV)$	Delay time, delay from FS falling edge to SDO valid (see Figure 17).				25	ns
$t_d(SCLK-DOV)$	Delay time, delay from SCLK falling edge (FS is active) or SCLK rising edge (FS=1) to SDO valid (see Figure 17 and Figure 20). For a date code later than xxx, see the Data Code Information section, item 3.	$V_{CC} = 5.5\text{ V}$	$SDO = 0\text{ pF}$	0.5 SCLK + 5		ns
			$SDO = 60\text{ pF}$	0.5 SCLK + 24		
		$V_{CC} = 3.0\text{ V}$	$SDO = 5\text{ pF}$	0.5 SCLK + 12		
			$SDO = 25\text{ pF}$	0.5 SCLK + 33		
$t_d(SCLK-EOCL)$	Delay time, delay from 17th SCLK rising edge (FS is active) or the 16th falling edge (FS=1) to EOC falling edge (see Figure 17 and Figure 20).			45		ns
$t_d(SCLK-INTL)$	Delay time, delay from 16th SCLK falling edge to \overline{INT} falling edge (FS =1) or from the 17th rising edge SCLK to INT falling edge (when FS active) (see Figure 20).		Min $t_{(conv)}$			μs
$t_d(CSL-INTH)$ or $t_d(FSH-INTH)$	Delay time, delay from \overline{CS} falling edge or FS rising edge to INT rising edge (see Figure 17 , Figure 18 , Figure 19 and Figure 20).			50		ns
$t_d(CSH-CSTARTL)$	Delay time, delay from \overline{CS} rising edge to \overline{CSTART} falling edge (see Figure 18 and Figure 19).		100			ns
$t_d(CSTARTH-EOCL)$	Delay time, delay from \overline{CSTART} rising edge to EOC falling edge (see Figure 18 and Figure 19).			50		ns
$t_{WL(CSTART)}$	Pulse width, \overline{CSTART} low time (see Figure 18 and Figure 19).		Min $t_{(sample)}$			μs
$t_d(CSTARTH-CSTARTL)$	Delay time, delay from \overline{CSTART} rising edge to \overline{CSTART} falling edge (see Figure 19).		Max $t_{(conv)}$			μs
$t_d(CSTARTH-INTL)$	Delay time, delay from \overline{CSTART} rising edge to \overline{INT} falling edge (see Figure 18 and Figure 19).			Max $t_{(conv)}$		μs
T_A	Operating free-air temperature		-55		125	$^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, $V_{CC} = V_{REFP} = 3\text{ V}$ to 5.5 V , $V_{REFM} = 0\text{ V}$, SCLK frequency = 20 MHz at 5 V, 15 MHz at 3 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT		
V_{OH}	High-level output voltage	$V_{CC} = 5.5\text{ V}$, $I_{OH} = -0.2\text{ mA}$ at 30 pF load		2.4		V			
		$V_{CC} = 3.0\text{ V}$, $I_{OH} = -20\text{ }\mu\text{A}$ at 30 pF load		$V_{CC}-0.2$					
V_{OL}	Low-level output voltage	$V_{CC} = 5.5\text{ V}$, $I_{OL} = 0.8\text{ mA}$ at 30 pF load		0.4		V			
		$V_{CC} = 3.0\text{ V}$, $I_{OL} = 20\text{ }\mu\text{A}$ at 30 pF load		0.1					
I_{OZ}	Off-state output current (high-impedance-state)	$V_O = V_{CC}$	$\overline{CS} = V_{CC}$	2.5		μA			
		$V_O = 0$	$\overline{CS} = V_{CC}$	-2.5					
I_{IH}	High-level input current	$V_I = V_{CC}$		0.005		2.5	μA		
I_{IL}	Low-level input current	$V_I = 0\text{ V}$		-0.005		2.5	μA		
I_{CC}	Operating supply current, normal short sampling	\overline{CS} at 0 V, Ext ref	$V_{CC} = 4.5\text{ V}$ to 5.5 V	2		mA			
			$V_{CC} = 3.0\text{ V}$ to 3.3 V	1					
		\overline{CS} at 0 V, Int ref	$V_{CC} = 4.5\text{ V}$ to 5.5 V	2.4					
			$V_{CC} = 3.0\text{ V}$ to 3.3 V	1.7					
	Operating supply current, extended sampling	\overline{CS} at 0 V, Ext ref	$V_{CC} = 4.5\text{ V}$ to 5.5 V	1.1		μA			
			$V_{CC} = 3.0\text{ V}$ to 3.3 V	1					
		\overline{CS} at 0 V, Int ref	$V_{CC} = 4.5\text{ V}$ to 5.5 V	2.1					
			$V_{CC} = 3.0\text{ V}$ to 3.3 V	1.6					
$I_{CC(PD)}$	Power down supply current for all digital inputs, $0 \leq V_I \leq 0.3\text{ V}$ or $V_I \geq V_{CC} - 0.3\text{ V}$, SCLK = 0	$V_{CC} = 4.5\text{ V}$ to 5.5 V , Ext clock		1		μA			
	$V_{CC} = 2.7\text{ V}$ to 3.3 V , Ext clock			1					
$I_{CC(AUTOPWDN)}$	Auto power-down current for all digital inputs, $0 \leq V_I \leq 0.3\text{ V}$ or $V_I \geq V_{CC} - 0.3\text{ V}$, SCLK = 0	$V_{CC} = 4.5\text{ V}$ to 5.5 V , Ext clock, Ext ref		1.0 ⁽²⁾		μA			
	$V_{CC} = 2.7\text{ V}$ to 3.3 V , Ext ref, Ext clock			1.0 ⁽³⁾					
	Selected channel leakage current	Selected channel at V_{CC}		2.5		μA			
	Selected channel at 0 V			2.5					
	Maximum static analog reference current into REFP (use external reference)	$V_{REFP} = V_{CC} = 5.5\text{ V}$, $V_{REFM} = \text{GND}$		1		μA			
C_i	Input capacitance	Analog inputs		45	50	pF			
		Control Inputs		5	25				
Z_i	Input MUX ON resistance	$V_{CC} = 4.5\text{ V}$		500		Ω			
		$V_{CC} = 2.7\text{ V}$		600					
AC SPECIFICATIONS									
SINAD	Signal-to-noise ratio + distortion	$f_I = 12\text{ kHz}$ at 200 KSPS		65	71	dB			
THD	Total harmonic distortion	$f_I = 12\text{ kHz}$ at 200 KSPS	$T_A = -55^\circ\text{C}$	-82		dB			
			All other temperatures	-82					
ENOB	Effective number of bits	$f_I = 12\text{ kHz}$ at 200 KSPS		11.6		Bits			
SFDR	Spurious free dynamic range	$f_I = 12\text{ kHz}$ at 200 KSPS		-84		dB			
Analog Input									
	Full-power bandwidth, -3 dB			1		MHz			
	Full-power bandwidth, -1 dB			500		kHz			

(1) All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

(2) 1.2 mA if internal reference is used, 165 μA if internal clock is used.

(3) 0.8 mA if internal reference is used, 116 μA if internal clock is used.

ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range, $V_{CC} = V_{REFP} = 3\text{ V}$ to 5.5 V , $V_{REFM} = 0\text{ V}$, SCLK frequency = 20 MHz at 5 V, 15 MHz at 3 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT	
REFERENCE SPECIFICATIONS⁽⁴⁾ (0.1 μF and 10 μF between REFP and REFM pins)								
REFP	Positive reference input voltage	$V_{CC} = 2.7\text{ V}$ to 5.5 V		2	V_{CC}		V	
REFM	Negative reference input voltage	$V_{CC} = 2.7\text{ V}$ to 5.5 V		0	2		V	
Reference Input impedance	$V_{CC} = 5.5\text{ V}$	$\overline{CS} = 1$, SCLK = 0, (off)		100			$M\Omega$	
		$\overline{CS} = 0$, SCLK = 20 MHz (on)		20	25		$k\Omega$	
	$V_{CC} = 2.7\text{ V}$	$\overline{CS} = 1$, SCLK = 0 (off)		100			$M\Omega$	
		$\overline{CS} = 0$, SCLK = 15 MHz (on)		20	25		$k\Omega$	
REFP-REFM	Reference Input voltage difference	$V_{CC} = 2.7\text{ V}$ to 5.5 V		2	V_{CC}		V	
REFP-REFM	Internal reference voltage	$V_{CC} = 5.5\text{ V}$	VREF SELECT = 4 V	3.85	4	4.15	V	
		$V_{CC} = 5.5\text{ V}$	VREF SELECT = 2 V	1.925	2	2.075		
		$V_{CC} = 2.7\text{ V}$	VREF SELECT = 2 V	1.925	2	2.075		
Internal reference start-up time		$V_{CC} = 5.5\text{ V}$, 2.7 V with 10 μF compensation cap			20		ms	
Internal reference temperature coefficient		$V_{CC} = 2.7\text{ V}$ to 5.5 V			16	40 ⁽⁵⁾	PPM/ $^{\circ}\text{C}$	

(4) Specified by design.

(5) Specified by design.

OPERATING CHARACTERISTICS

over operating free-air temperature range, $V_{CC} = V_{REFP} = 3$ V to 5.5 V, $V_{REFM} = 0$ V, SCLK frequency = 20 MHz at 5 V, 15 MHz at 3 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT	
EL	Integral linearity error (INL) ⁽²⁾					±1.2	LSB	
ED	Differential linearity error (DNL)	See ⁽³⁾				±1.2	LSB	
EO	Offset error ⁽⁴⁾	See ⁽³⁾	$T_A = 25^\circ\text{C}$ and 125°C	-4	6	LSB		
			$T_A = -55^\circ\text{C}$	-4	6.2			
EFS	Full scale error ⁽⁴⁾	See ⁽³⁾	$T_A = 25^\circ\text{C}$ and 125°C	-4	6	LSB		
			$T_A = -55^\circ\text{C}$	-4	7.6			
Self-test output code ⁽⁵⁾		$SDI = B000h$		800h (2048D)				
		$SDI = C000h$		000h (0D)				
		$SDI = D000h$		FFFh (4095D)				
$t_{(conv)}$	Conversion time	Internal OSC			3.2	4.5	μs	
		External SCLK			$(14 \times \text{DIV}) / f_{SCLK}$			
$t_{(sample)}$	Sampling time		With a maximum of 1-kW input source impedance		600		ns	

- (1) All typical values are at $T_A = 25^\circ\text{C}$.
- (2) Linear error is the maximum deviation from the best straight line through the A/D transfer characteristics.
- (3) Analog input voltages greater than that applied to REFP convert as all ones (111111111111), while input voltages less than that applied to REFM convert as all zeros (000000000000).
- (4) Zero error is the difference between 000000000000 and the converted output for zero input voltage: full-scale error is the difference between 111111111111 and the converted output for full-scale input voltage.
- (5) Both the input data and the output codes are expressed in positive logic.

PARAMETER MEASUREMENT INFORMATION






Figure 17. Critical Timing, DSP Mode (Normal Sampling, FS is Active)



† CSTART falling edge may come before the rising edge of CS but no sooner than the fifth SCLK of the SELECT CYCLE.

Figure 18. Critical Timing (Extended Sampling, Single Shot)

PARAMETER MEASUREMENT INFORMATION (continued)



† $\overline{\text{CSTART}}$ falling edge may come before the rising edge of $\overline{\text{CS}}$ but no sooner than the fifth SCLK of the SELECT CYCLE. In this case, the actual sampling time is measured from the rising edge CS to the rising edge of CSTART.

Figure 19. Critical Timing (Extended Sampling, Repeat/Sweep/Repeat Sweep)




Figure 20. Critical Timing, Microprocessor Mode (Normal Sampling, $FS = 1$)

TYPICAL CHARACTERISTICS




Figure 21.




Figure 22.




Figure 23.




Figure 24.

TYPICAL CHARACTERISTICS (continued)


OFFSET ERROR
vs
TEMPERATURE

Figure 25.


GAIN ERROR
vs
TEMPERATURE

Figure 26.


SUPPLY CURRENT
vs
TEMPERATURE

Figure 27.





POWER DOWN CURRENT
vs
TEMPERATURE

Figure 28.

TYPICAL CHARACTERISTICS (continued)

Figure 29.

Figure 30.

Figure 31.

TYPICAL CHARACTERISTICS (continued)


DIFFERENTIAL NONLINEARITY
vs
SAMPLES

Figure 32.


MAGNITUDE
vs
FREQUENCY

Figure 33.


TYPICAL CHARACTERISTICS (continued)


Figure 34.




Figure 35.




Figure 36.




Figure 37.

TYPICAL CHARACTERISTICS (continued)




Figure 38.

PRINCIPLES OF OPERATION




Figure 39. Typical Interface to a TMS320 DSP

DATA CODE INFORMATION

Parts with a date code earlier than 31xxxxx have the following discrepancies:

1. Earlier devices react to FS input irrespective of the state of the CS signal.
2. The earlier silicon was designed with SDO prereleased half clock ahead. This means in the microcontroller mode (FS=1) the SDO is changed on the rising edge of SCLK with a delay; and for DSP serial port (when FS is active) the SDO is changed on the falling edge of SCLK with a delay. This helps the setup time for processor input data, but may reduce the hold time for processor input data. It is recommended that a 100-pF capacitance be added to the SDO line of the ADC when interfacing with a slower processor that

requires longer input data hold time.

3. For earlier silicon, the delay time is specified as:

			MIN	NOM	MAX	UNIT
Delay time, delay from SCLK falling edge (FS is active) or SDO = 100 pF 20 ns SCLK rising edge (FS = 1) to next SDO valid, $t_{d(SCLK-DOV)}$.	$V_{CC} = 4.5$ V	SDO = 0 pF	16			ns
		SDO = 100 pF	20			
	$V_{CC} = 2.7$ V	SDO = 0 pF	24			
		SDO = 100 pF	30			

This is because the SDO is changed at the rising edge in the up mode with a delay. This is the hold time required by the external digital host processor, therefore, a minimum value is specified. The newer silicon has been revised with SDO changed at the falling edge in the up mode with a delay. Since at least 0.5 SCLK exists as the hold time for the external host processor, the specified maximum value helps with the calculation of the setup time requirement of the external digital host processor.

For an explanation of the DSP mode, reverse the rising/falling edges in item 2. above.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2548MPWREP	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	TV2548EP	Samples
V62/10603-01XE	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	TV2548EP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV2548-EP :


- Catalog: [TLV2548](#)
- Military: [TLV2548M](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications


TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2548MPWREP	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1


TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2548MPWREP	TSSOP	PW	20	2000	350.0	350.0	43.0

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 each side.



 Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDDEC MO-153

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE

Example Board Layout

Based on a stencil thickness
of .127mm (.005inch).

4211284-5/G 08/15

NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate design.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated