
SCPS125F-APRIL 2006-REVISED AUGUST 2008

# REMOTE 4-BIT I<sup>2</sup>C AND SMBus I/O EXPANDER WITH CONFIGURATION REGISTERS

### **FEATURES**

- Available in the Texas Instruments NanoFree<sup>™</sup> Package
- Low Standby Current Consumption of 1 μA Max
- I<sup>2</sup>C to Parallel Port Expander
- Operating Power-Supply Voltage Range of 2.3 V to 5.5 V
- 5-V Tolerant I/O Ports
- 400-kHz Fast I<sup>2</sup>C Bus
- Input/Output Configuration Register
- Polarity Inversion Register
- Internal Power-On Reset

- No Glitch on Power Up
- Power-Up With All Channels Configured as Inputs
- Noise Filter on SCL/SDA Inputs
- Latched Outputs With High-Current Drive Maximum Capability for Directly Driving LEDs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



See mechanical drawings for dimensions.

## **DESCRIPTION/ORDERING INFORMATION**

This 4-bit I/O expander for the two-line bidirectional bus ( $I^2C$ ) is designed for 2.3-V to 5.5-V V<sub>CC</sub> operation. It provides general-purpose remote I/O expansion for most microcontroller families via the  $I^2C$  interface [serial clock (SCL), serial data (SDA)].

The PCA9536 features 4-bit Configuration (input or output selection), Input Port, Output Port, and Polarity Inversion (active high or active low) registers. At power on, the I/Os are configured as inputs with a weak pullup to  $V_{CC}$ . However, the system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. If no signals are applied externally to the PCA9536, the voltage level is 1, or high, because of the internal pullup resistors. The data for each input or output is stored in the corresponding Input Port or Output Port register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.

The system master can reset the PCA9536 in the event of a timeout or other improper operation by utilizing the power-on reset feature, which puts the registers in their default state and initializes the I<sup>2</sup>C/SMBus state machine.

The device's outputs (latched) have high-current drive capability for directly driving LEDs. It has low current consumption.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree is a trademark of Texas Instruments.



## **ORDERING INFORMATION**


T <sub>A</sub>	PACKAGE <sup>(1)(2)</sup>	PACKAGE <sup>(1)(2)</sup> ORDERABLE PART NUMBER		TOP-SIDE MARKING <sup>(3)</sup>	
	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Reel of 3000	PCA9536YZPR	7CH	
	SOIC - D	Reel of 2500	PCA9536DR		
		Reel of 2500	PCA9536DRG4		
-40°C to 85°C		Tub ( 75	PCA9536D	PD536	
		Tube of 75	PCA9536DG4		
		Reel of 250	PCA9536DT		
	VSSOP – DGK	Reel of 2500	PCA9536DGKR	70	
	VSSOF - DGK	Reel of 2500	PCA9536DGKRG4	7C_	

- (1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (3) DGK: The actual top-side marking has one additional character that designates the wafer fab/assembly site.

### **TERMINAL FUNCTIONS**

NO.	NAME	DESCRIPTION
1	P0	P-port input/output. Push-pull design structure.
2	P1	P-port input/output. Push-pull design structure.
3	P2	P-port input/output. Push-pull design structure.
4	GND	Ground
5	P3	P-port input/output. Push-pull design structure.
6	SCL	Serial clock bus. Connect to V <sub>CC</sub> through a pullup resistor.
7	SDA	Serial data bus. Connect to V <sub>CC</sub> through a pullup resistor.
8	V <sub>CC</sub>	Supply voltage


### **LOGIC DIAGRAM**



A. All I/Os are set to inputs at reset.



### SIMPLIFIED SCHEMATIC OF P0 TO P3



At power-on reset, all registers return to default values.

# I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off, creating a high-impedance input with a weak pullup (100 k $\Omega$  typ) to V<sub>CC</sub>. The input voltage may be raised above V<sub>CC</sub> to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the output port register. In this case, there are low-impedance paths between the I/O pin and either  $V_{CC}$  or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

# I<sup>2</sup>C Interface

The bidirectional I<sup>2</sup>C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

I<sup>2</sup>C communication with this device is initiated by a master sending a Start condition, a high-to-low transition on the SDA input/output while the SCL input is high (see Figure 1). After the Start condition, the device address byte is sent, most-significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse.

On the I<sup>2</sup>C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see Figure 2).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 1).



Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 3). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.




Figure 1. Definition of Start and Stop Conditions




Figure 2. Bit Transfer




Figure 3. Acknowledgment on the I<sup>2</sup>C Bus

Submit Documentation Feedback

### Interface Definition

ВҮТЕ	BIT									
	7 (MSB)	6	5	4	3	2	1	0 (LSB)		
I <sup>2</sup> C slave address	Н	L	L	L	L	L	Н	R/W		
Du I/O data hua	Does r	Does not affect operation of the PCA9536			D0	DO	D1	DO		
Px I/O data bus	P7	P6	P5	P4	P3	P2	PT	P0		

### **Device Address**

Figure 4 shows the address byte of the PCA9536.




Figure 4. PCA9536 Address

The slave address equates to 65 (decimal) and 41 (hexadecimal).

The last bit of the slave address defines the operation (read or write) to be performed. When it is high (1), a read is selected, while a low (0) selects a write operation.

# **Control Register and Command Byte**

Following the successful acknowledgment of the address byte, the bus master sends a command byte that is stored in the control register in the PCA9536. Two bits of this data byte state the operation (read or write) and the internal register (Input, Output, Polarity Inversion, or Configuration) that will be affected. This register can be written or read through the I<sup>2</sup>C bus. The command byte is sent only during a write transmission.

Once a command byte has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent.




Figure 5. Control Register Bits

### **Command Byte**

CONTROL RE	GISTER BITS	COMMAND BYTE	REGISTER	PROTOCOL	POWER-UP
B1	В0	(HEX)	REGISTER	PROTOCOL	DEFAULT
0	0	0x00	Input Port	Read byte	1111 XXXX
0	1	0x01	Output Port	Read/write byte	1111 1111
1	0	0x02	Polarity Inversion	Read/write byte	0000 0000
1	1	0x03	Configuration	Read/write byte	1111 1111

Copyright © 2006–2008, Texas Instruments Incorporated

Submit Documentation Feedback



## **Register Descriptions**

The Input Port register (register 0) reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Before a read operation, a write transmission is sent with the command byte to instruct the I<sup>2</sup>C device that the Input Port register will be accessed next.

## Register 0 (Input Port Register)

DIT	17	16	15	14	12	10	14	10
BIT	Not Used			13	12	11	10	
DEFAULT	1	1	1	1	Х	Х	Х	Х

The Output Port register (register 1) shows the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

## Register 1 (Output Port Register)

DIT	07	O6	O5	04	O3	02	01	00
BIT	Not Used			U3	02	Oi	00	
DEFAULT	1	1	1	1	1	1	1	1

The Polarity Inversion register (register 2) allows polarity inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin's original polarity is retained.

### Register 2 (Polarity Inversion Register)

BIT         N7         N6         N5         N4         N3         N2         N¹           DEFAULT         0	NI4	N0						
	Not Used				NS	INZ	INI	NU
DEFAULT	0	0	0	0	0	0	0	0

The Configuration register (register 3) configures the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

### Register 3 (Configuration Register)

DIT	C7	C6	C5	C4	Ca	Ca	C1	CO
BII	Not Used			CS	02	Ci	Co	
DEFAULT	1	1	1	1	1	1	1	1

### **Power-On Reset**

When power (from 0 V) is applied to  $V_{CC}$ , an internal power-on reset holds the PCA9536 in a reset condition until  $V_{CC}$  has reached  $V_{POR}$ . At that time, the reset condition is released and the PCA9536 registers and  $I^2C/SMBus$  state machine initialize to their default states. After that,  $V_{CC}$  must be lowered to below 0.2 V and then back up to the operating voltage for a power-reset cycle.

Submit Documentation Feedback

### **Bus Transactions**

Data is exchanged between the master and PCA9536 through write and read commands.

### Writes

Data is transmitted to the PCA9536 by sending the device address and setting the least-significant bit (LSB) to a logic 0 (see Figure 4 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte. There is no limitation on the number of data bytes sent in one write transmission (see Figure 6 and Figure 7).




Figure 6. Write to Output Port Register




Figure 7. Write to Configuration or Polarity Inversion Registers



#### Reads

The bus master first must send the PCA9536 address with the LSB set to a logic 0 (see Figure 4 for device address). The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again but, this time, the LSB is set to a logic 1. Data from the register defined by the command byte then is sent by the PCA9536 (see Figure 8 and Figure 9). After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.





Figure 8. Read From Register



- A. This figure assumes that the command byte previously has been programmed with 00h.
- B. Transfer of data can be stopped at any moment by a Stop condition.
- C. This figure eliminates the command byte transfer, a restart, and the slave address call between the initial slave address call and actual data transfer from the P-port (see Figure 8).

Figure 9. Read Input Port Register

# ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6	V
VI	Input voltage range (2)		-0.5	6	V
Vo	Output voltage range (2)		-0.5	6	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-20	mA
I <sub>IOK</sub>	Input/output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
I <sub>OL</sub>	Continuous output low current	$V_O = 0$ to $V_{CC}$		50	mA
I <sub>OH</sub>	Continuous output high current	$V_O = 0$ to $V_{CC}$		-50	mA
	Continuous current through GND			-200	A
Icc	Continuous current through V <sub>CC</sub>	$V_{O} = 0$ to $V_{CC}$		160	mA
		D package		97	
$\theta_{JA}$	Package thermal impedance (3)	DGK package		172 °C/W	
		YZP package		102	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT	
$V_{CC}$	Supply voltage		2.3	5.5	V	
\/	Lligh lovel input voltage	SCL, SDA	0.7 × V <sub>CC</sub>	5.5	V	
V <sub>IH</sub>	High-level input voltage	P3-P0	2	5.5	V	
V	V <sub>IL</sub> Low-level input voltage	SCL, SDA	-0.5	$0.3 \times V_{CC}$	V	
VIL		P3-P0	-0.5	0.8	V	
I <sub>OH</sub>	High-level output current	P3-P0		-10	mA	
I <sub>OL</sub>	Low-level output current	P3-P0		25	mA	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



## **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
V <sub>IK</sub>	Input diode clamp voltage	I <sub>I</sub> = -18 mA	2.3 V to 5.5 V	-1.2			V	
$V_{POR}$	Power-on reset voltage	$V_I = V_{CC}$ or GND, $I_O = 0$	V <sub>POR</sub>		1.5	1.65	V	
			2.3 V	1.8				
		0.554	3 V	2.6				
		$I_{OH} = -8 \text{ mA}$	4.5 V	4.1				
	P-port high-level		4.75 V	4.1				
$V_{OH}$	output voltage (2)		2.3 V	1.7			V	
			3 V	2.5				
		$I_{OH} = -10 \text{ mA}$	4.5 V	4				
			4.75 V	4				
	SDA	V <sub>OL</sub> = 0.4 V	2.3 V to 5.5 V	3	10			
			2.3 V	8	10			
		V 05V	3 V	8	14		mA	
		$V_{OL} = 0.5 V$	4.5 V	8	17			
$I_{OL}$	2 (3)		4.75 V	8	32			
	P-port <sup>(3)</sup>		2.3 V	10	13			
		V 0.7.V	3 V	10	19			
		$V_{OL} = 0.7 V$	4.5 V	10	24			
			4.75 V	10	44			
I <sub>I</sub>	SCL, SDA	V <sub>I</sub> = V <sub>CC</sub> or GND	2.3 V to 5.5 V			±1	μΑ	
I <sub>IH</sub>	P-port	$V_{I} = V_{CC}$	2.3 V to 5.5 V			1	μΑ	
I <sub>IL</sub>	P-port	V <sub>I</sub> = GND	2.3 V to 5.5 V			-100	μΑ	
			5.5 V		73	150		
		$V_I = V_{CC}$ , $I_O = 0$ , $I/O = inputs$ , $f_{scl} = 400 \text{ kHz}$	3.6 V		9	50		
	On a section of seconds	170 = 111puts, 1 <sub>SCI</sub> = 400 KHZ	2.7 V		7	30		
	Operating mode		5.5 V		14	25		
		$V_I = V_{CC}$ , $I_O = 0$ , $I/O = inputs$ , $f_{scl} = 100 \text{ kHz}$	3.6 V		9	20		
		170 - 111puts, 1 <sub>SCI</sub> - 100 KHZ	2.7 V		6	15	•	
I <sub>CC</sub>			5.5 V		225	350	μΑ	
		$V_I = GND$ , $I_O = 0$ , $I/O = inputs$ , $f_{scl} = 0$ kHz	3.6 V		175	250		
	0. "	170 - Imputs, I <sub>SCI</sub> - 0 KHZ	2.7 V		125	200		
	Standby mode		5.5 V		0.25	1		
		$V_I = V_{CC}$ , $I_O = 0$ , $I/O = inputs$ , $f_{scl} = 0$ kHz	3.6 V		0.2	0.9		
		170 - Inputs, I <sub>SCI</sub> - 0 KHZ	2.7 V		0.1	0.8		
۸۱	Additional current in	One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.3 V to 5.5 V			0.35	mΛ	
ΔI <sub>CC</sub>	standby mode	Every LED I/O at $V_I = 4.3 \text{ V}$ , $f_{SCI} = 0 \text{ kHz}$	5.5 V	0.4		0.4	- mA	
Ci	SCL	V <sub>I</sub> = V <sub>CC</sub> or GND	2.3 V to 5.5 V		4	5	pF	
	SDA	V V or CND			5	6.5	~ r	
$C_{io}$	P-port	$V_{IO} = V_{CC}$ or GND	2.3 V to 5.5 V		7.5	7.5 9.5	pF	

<sup>(1)</sup> 

10

All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V  $V_{CC}$ ) and  $T_A = 25^{\circ}C$ . The total current sourced by all I/Os must be limited to 85 mA. Each I/O must be limited externally to a maximum of 25 mA, and the P-port (P3–P0) must be limited to a maximum current of 100 mA.

# I<sup>2</sup>C INTERFACE TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 10)

		STANDARD I <sup>2</sup> C BU		FAST MOD I <sup>2</sup> C BUS	E	UNIT
		MIN	MAX	MIN	MAX	
f <sub>scl</sub>	I <sup>2</sup> C clock frequency	0	100	0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time	4		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time	4.7		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time		50		50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time	250		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time	0		0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time		1000	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time		300	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time, 10-pF to 400-pF bus		300	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between Stop and Start	4.7		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C Start or repeated Start condition setup time	4.7		0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C Start or repeated Start condition hold time	4		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C Stop condition setup time	4		0.6		μs
t <sub>vd(data)</sub>	Valid data time, SCL low to SDA output valid		1		0.9	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition, ACK signal from SCL low to SDA (out) low		1		0.9	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load		400		400	pF

<sup>(1)</sup>  $C_b = Total$  capacitive load of one bus in pF

# **SWITCHING CHARACTERISTICS**


over recommended operating free-air temperature range (unless otherwise noted) (see Figure 12)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	STANDARD I <sup>2</sup> C BUS	FAST MODE I <sup>2</sup> C BUS		UNIT	
		(INPOT)	(001701)	MIN	MAX	MIN	MAX	
$t_{pv}$	Output data valid	SCL	P3-P0		200		200	ns
t <sub>ps</sub>	Input data setup time	P-port	SCL	100		100		ns
t <sub>ph</sub>	Input data hold time	P-port	SCL	1		1		μs




# TYPICAL CHARACTERISTICS


 $T_A = 25^{\circ}C$  (unless otherwise noted)




QUIESCENT SUPPLY CURRENT
vs
TEMPERATURE




SUPPLY CURRENT VS SUPPLY VOLTAGE




SUPPLY CURRENT vs NUMBER OF I/Os HELD LOW




I/O OUTPUT LOW VOLTAGE
vs
TEMPERATURE




I/O OUTPUT HIGH VOLTAGE
vs
TEMPERATURE




I/O SINK CURRENT
vs
OUTPUT LOW VOLTAGE



I/O SINK CURRENT
vs
OUTPUT LOW VOLTAGE



I/O SINK CURRENT
vs
OUTPUT LOW VOLTAGE







# **TYPICAL CHARACTERISTICS (continued)**

 $T_A = 25$ °C (unless otherwise noted)


### I/O SOURCE CURRENT vs OUTPUT HIGH VOLTAGE




# I/O SOURCE CURRENT vs OUTPUT HIGH VOLTAGE



# I/O SOURCE CURRENT vs OUTPUT HIGH VOLTAGE




### OUTPUT HIGH VOLTAGE VS SUPPLY VOLTAGE






# PARAMETER MEASUREMENT INFORMATION



**SDA LOAD CONFIGURATION** 



**VOLTAGE WAVEFORMS** 


BYTE	DESCRIPTION
1	I <sup>2</sup> C address
2, 3	P-port data

- A. C<sub>I</sub> include probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 10. I<sup>2</sup>C Interface Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION (continued)



### INTERRUPT LOAD CONFIGURATION




- A.  $C_L$  include probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O} = 50~\Omega$ ,  $t_{r}/t_{f} \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 11. Interrupt Load Circuit and Voltage Waveforms




# PARAMETER MEASUREMENT INFORMATION (continued)



### P-PORT LOAD CONFIGURATION



WRITE MODE  $(R/\overline{W} = 0)$ 




- A.  $C_L$  include probe and jig capacitance.
- B.  $t_{DV}$  is measured from 0.7 x  $V_{CC}$  on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \ \Omega$ ,  $t_r/t_f \leq$  30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 12. P-Port Load Circuit and Voltage Waveforms




# PARAMETER MEASUREMENT INFORMATION (continued)



### **SDA LOAD CONFIGURATION**

### P-PORT LOAD CONFIGURATION




- A. C<sub>L</sub> include probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.

Figure 13. Reset Load Circuits and Voltage Waveforms



# **APPLICATION INFORMATION**

Figure 14 shows an application in which the PCA9536 can be used.



- A. Device address is 10000001.
- B. P0, P2, and P3 are configured as outputs.
- C. P1 is configured as an input.

Figure 14. Typical Application

# Minimizing I<sub>CC</sub> When I/Os Control LEDs

When the I/Os are used to control LEDs, they are normally connected to  $V_{CC}$  through a resistor as shown in Figure 14. The LED acts as a diode so, when the LED is off, the I/O  $V_{IN}$  is about 1.2 V less than  $V_{CC}$ . The supply current,  $I_{CC}$ , increases as  $V_{IN}$  becomes lower than  $V_{CC}$  and is specified as  $\Delta I_{CC}$  in *Electrical Characteristics*.

Designs needing to minimize current consumption, such as battery power applications, should consider maintaining the I/O pins greater than or equal to  $V_{CC}$  when the LED is off. Figure 15 shows a high-value resistor in parallel with the LED. Figure 16 shows  $V_{CC}$  less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O  $V_{IN}$  at or above  $V_{CC}$  and prevent additional supply-current consumption when the LED is off




Figure 15. High-Value Resistor in Parallel With the LED




Figure 16. Device Supplied by a Lower Voltage





25-Sep-2013

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	U		Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
PCA9536D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD536	Samples
PCA9536DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD536	Samples
PCA9536DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7CL	Samples
PCA9536DGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7CL	Samples
PCA9536DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD536	Samples
PCA9536DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD536	Samples
PCA9536YZPR	OBSOLETE	DSBGA	YZP	8		TBD	Call TI	Call TI	-40 to 85	7CH	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



# **PACKAGE OPTION ADDENDUM**

25-Sep-2013

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 23-Sep-2013


# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

7 til dilliononono aro momina												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9536DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
PCA9536DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 23-Sep-2013




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
PCA9536DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0	
PCA9536DR	SOIC	D	8	2500	367.0	367.0	35.0	

# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



YZP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. NanoFree  $\mathbf{M}$  package configuration.

NanoFree is a trademark of Texas Instruments.



### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>