512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash

SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040 SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040



Data Sheet

FEATURES:

- Organized as 64K x8 / 128K x8 / 256K x8 / 512K x8
- Single Voltage Read and Write Operations
 - 3.0-3.6V for SST39LF512/010/020/040
 - 2.7-3.6V for SST39VF512/010/020/040
- Superior Reliability
 - Endurance: 100,000 Cycles (typical)
 - Greater than 100 years Data Retention
- Low Power Consumption:
 - Active Current: 10 mA (typical)
 - Standby Current: 1 μA (typical)
- Sector-Erase Capability
 - Uniform 4 KByte sectors
- Fast Read Access Time:
 - 45 ns for SST39LF512/010/020/040
 - 55 ns for SST39LF020/040
 - 70 and 90 ns for SST39VF512/010/020/040
- Latched Address and Data

Fast Erase and Byte-Program:

- Sector-Erase Time: 18 ms (typical)
 Chip-Erase Time: 70 ms (typical)
 Byte-Program Time: 14 µs (typical)
- Chip Rewrite Time:
 - 1 second (typical) for SST39LF/VF512 2 seconds (typical) for SST39LF/VF010 4 seconds (typical) for SST39LF/VF020 8 seconds (typical) for SST39LF/VF040
- Automatic Write Timing
 - Internal V_{PP} Generation
- End-of-Write Detection
 - Toggle Bit
 - Data# Polling
- CMOS I/O Compatibility
- JEDEC Standard
 - Flash EEPROM Pinouts and command sets
- Packages Available
 - 32-lead PLCC
 - 32-lead TSOP (8mm x 14mm)
 - 48-ball TFBGA (6mm x 8mm) for 1 Mbit

PRODUCT DESCRIPTION

The SST39LF512/010/020/040 and SST39VF512/010/020/040 are 64K x8, 128K x8, 256K x8 and 5124K x8 CMOS Multi-Purpose Flash (MPF) manufactured with SST's proprietary, high performance CMOS SuperFlash technology. The split-gate cell design and thick oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39LF512/010/020/040 devices write (Program or Erase) with a 3.0-3.6V power supply. The SST39VF512/010/020/040 devices write with a 2.7-3.6V power supply. The devices conform to JEDEC standard pinouts for x8 memories.

Featuring high performance Byte-Program, the SST39LF512/010/020/040 and SST39VF512/010/020/040 devices provide a maximum Byte-Program time of 20 µsec. These devices use Toggle Bit or Data# Polling to indicate the completion of Program operation. To protect against inadvertent write, they have on-chip hardware and Software Data Protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, they are offered with a guaranteed endurance of 10,000 cycles. Data retention is rated at greater than 100 years.

The SST39LF512/010/020/040 and SST39VF512/010/020/040 devices are suited for applications that require convenient and economical updating of program, configuration, or data memory. For all system applications, they

significantly improves performance and reliability, while lowering power consumption. They inherently use less energy during Erase and Program than alternative flash technologies. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. These devices also improve flexibility while lowering the cost for program, data, and configuration storage applications.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

To meet surface mount requirements, the SST39LF512/010/020/040 and SST39VF512/010/020/040 devices are offered in 32-lead PLCC and 32-lead TSOP packages. The 39LF/VF010 is also offered in a 48-ball TFBGA package. See Figures 1 and 2 for pinouts.



Data Sheet

Device Operation

Commands are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.

Read

The Read operation of the SST39LF512/010/020/040 and SST39VF512/010/020/040 device is controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 4).

Byte-Program Operation

The SST39LF512/010/020/040 and SST39VF512/010/ 020/040 are programmed on a byte-by-byte basis. Before programming, one must ensure that the sector, in which the byte which is being programmed exists, is fully erased. The Program operation consists of three steps. The first step is the three-byte-load sequence for Software Data Protection. The second step is to load byte address and byte data. During the Byte-Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once initiated, will be completed, within 20 µs. See Figures 5 and 6 for WE# and CE# controlled Program operation timing diagrams and Figure 15 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands written during the internal Program operation will be ignored.

Sector-Erase Operation

The Sector-Erase operation allows the system to erase the device on a sector-by-sector basis. The sector architecture is based on uniform sector size of 4 KByte. The Sector-Erase operation is initiated by executing a six-byte-command sequence with Sector-Erase command (30H) and sector address (SA) in the last bus cycle. The sector address is latched on the falling edge of the sixth WE#

pulse, while the command (30H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase can be determined using either Data# Polling or Toggle Bit methods. See Figure 9 for timing waveforms. Any commands written during the Sector-Erase operation will be ignored.

Chip-Erase Operation

The SST39LF512/010/020/040 and SST39VF512/010/020/040 devices provide a Chip-Erase operation, which allows the user to erase the entire memory array to the "1s" state. This is useful when the entire device must be quickly erased.

The Chip-Erase operation is initiated by executing a sixbyte Software Data Protection command sequence with Chip-Erase command (10H) with address 5555H in the last byte sequence. The internal Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the internal Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 4 for the command sequence, Figure 10 for timing diagram, and Figure 18 for the flowchart. Any commands written during the Chip-Erase operation will be ignored.

Write Operation Status Detection

The SST39LF512/010/020/040 and SST39VF512/010/020/040 devices provide two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system write cycle time. The software detection includes two status bits: Data# Polling (DQ $_7$) and Toggle Bit (DQ $_6$). The End-of-Write detection mode is enabled after the rising edge of WE# which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ₇ or DQ₆. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.



Data Sheet

Data# Polling (DQ₇)

When the SST39LF512/010/020/040 and SST39VF512/010/020/040 are in the internal Program operation, any attempt to read DQ $_7$ will produce the complement of the true data. Once the Program operation is completed, DQ $_7$ will produce true data. The device is then ready for the next operation. During internal Erase operation, any attempt to read DQ $_7$ will produce a '0'. Once the internal Erase operation is completed, DQ $_7$ will produce a '1'. The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector- or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 7 for Data# Polling timing diagram and Figure 16 for a flowchart.

Toggle Bit (DQ₆)

During the internal Program or Erase operation, any consecutive attempts to read DQ_6 will produce alternating 0s and 1s, i.e., toggling between 0 and 1. When the internal Program or Erase operation is completed, the toggling will stop. The device is then ready for the next operation. The Toggle Bit is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector- or Chip-Erase, the Toggle Bit is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 8 for Toggle Bit timing diagram and Figure 16 for a flowchart.

Data Protection

The SST39LF512/010/020/040 and SST39VF512/010/020/040 provide both hardware and software features to protect nonvolatile data from inadvertent writes.

Hardware Data Protection

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a Write cycle.

 V_{DD} Power Up/Down Detection: The Write operation is inhibited when V_{DD} is less than 1.5V.

<u>Write Inhibit Mode:</u> Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

Software Data Protection (SDP)

The SST39LF512/010/020/040 and SST39VF512/010/020/040 provide the JEDEC approved Software Data Protection scheme for all data alteration operation, i.e., Program and Erase. Any Program operation requires the inclusion of a series of three byte sequence. The three byte-load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six byte load sequence. These devices are shipped with the Software Data Protection permanently enabled. See Table 4 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to read mode, within TRC.

Product Identification

The Product Identification mode identifies the devices as the SST39LF/VF512, SST39LF/VF010, SST39LF/VF020 and SST39LF/VF040 and manufacturer as SST. This mode may be accessed by software operations. Users may use the Software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Table 4 for software operation, Figure 11 for the Software ID Entry and Read timing diagram, and Figure 17 for the Software ID entry command sequence flowchart.

TABLE 1: PRODUCT IDENTIFICATION

	Address	Data
Manufacturer's ID	0000H	BFH
Device ID		
SST39LF/VF512	0001H	D4H
SST39LF/VF010	0001H	D5H
SST39LF/VF020	0001H	D6H
SST39LF/VF040	0001H	D7H

T1.1 395

Product Identification Mode Exit/Reset

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read operation. Please note that the Software ID Exit command is ignored during an internal Program or Erase operation. See Table 4 for software command codes, Figure 12 for timing waveform, and Figure 17 for a flowchart.






FIGURE 1: PIN ASSIGNMENTS FOR 32-LEAD PLCC






FIGURE 2: PIN ASSIGNMENTS FOR 32-LEAD TSOP (8MM X 14MM)




FIGURE 3: PIN ASSIGNMENT FOR 48-BALL TFBGA (6MM X 8MM) FOR 1 MBIT



Data Sheet

TABLE 2: PIN DESCRIPTION

Symbol	Pin Name	Functions				
A _{MS} ¹ -A ₀	Address Inputs	1 -	To provide memory addresses. During Sector-Erase A_{MS} - A_{12} address lines will select the ector. During Block-Erase A_{MS} - A_{16} address lines will select the block.			
DQ ₇ -DQ ₀	Data Input/output	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a Write cycle. The outputs are in tri-state when OE# or CE# is high.				
CE#	Chip Enable	To activate the device when CE# is lo	W.			
OE#	Output Enable	To gate the data output buffers.				
WE#	Write Enable	To control the Write operations.				
V_{DD}	Power Supply		3.0-3.6V for SST39LF512/010/020/040 2.7-3.6V for SST39VF512/010/020/040			
V_{SS}	Ground					
NC	No Connection	Unconnected pins.				

T2.1 395

 $A_{MS} = A_{15}$ for SST39LF/VF512, A_{16} for SST39LF/VF010, A_{17} for SST39LF/VF020, and A_{18} for SST39LF/VF040

TABLE 3: OPERATION MODES SELECTION

Mode	CE#	OE#	WE#	DQ	Address
Read	V_{IL}	V_{IL}	V _{IH}	D _{OUT}	A _{IN}
Program	V_{IL}	V_{IH}	V_{IL}	D _{IN}	A _{IN}
Erase	V_{IL}	V _{IH}	V _{IL}	X ¹	Sector address, XXH for Chip-Erase
Standby	V_{IH}	X	X	High Z	X
Write Inhibit	X	V_{IL}	X	High Z/ D _{OUT}	X
	X	X	V_{IH}	High Z/ D _{OUT}	X
Product Identification					
Software Mode	V_{IL}	V_{IL}	V_{IH}		See Table 4

T3.4 395

^{1.} A_{MS} = Most significant address

^{1.} X can be V_{IL} or V_{IH} , but no other value.



Data Sheet

TABLE 4: SOFTWARE COMMAND SEQUENCE

Command Sequence	1st E Write (2nd E Write C		3rd E Write (4th E Write (5th B Write C		6th E Write (
	Addr ¹	Data	Addr ¹	Data								
Byte-Program	5555H	AAH	2AAAH	55H	5555H	A0H	BA ²	Data				
Sector-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA _X ³	30H
Chip-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Software ID Entry ^{4,5}	5555H	AAH	2AAAH	55H	5555H	90H						
Software ID Exit ⁶	XXH	F0H										
Software ID Exit ⁶	5555H	AAH	2AAAH	55H	5555H	F0H						

T4.2 395

1. Address format A₁₄-A₀ (Hex),

Address A_{15} can be V_{IL} or V_{IH} , but no other value, for the Command sequence for SST39LF/VF512. Addresses A_{15} - A_{16} can be V_{IL} or V_{IH} , but no other value, for the Command sequence for SST39LF/VF010. Addresses A_{15} - A_{17} can be V_{IL} or V_{IH} , but no other value, for the Command sequence for SST39LF/VF020. Addresses A_{15} - A_{18} can be V_{IL} or V_{IH} , but no other value, for the Command sequence for SST39LF/VF040.

- 2. BA = Program Byte address
- 3. SA_X for Sector-Erase; uses A_{MS}-A₁₂ address lines

A_{MS} = Most significant address

 $A_{MS} = A_{15}$ for SST39LF/VF512, A_{16} for SST39LF/VF010, A_{17} for SST39LF/VF020, and A_{18} for SST39LF/VF040

- 4. The device does not remain in Software Product ID Mode if powered down.
- 5. With A_{MS} - A_1 =0; SST Manufacturer's ID= BFH, is read with A_0 = 0,

SST39LF/VF512 Device ID = D4H, is read with A₀ = 1

SST39LF/VF010 Device ID = D5H, is read with $A_0 = 1$

SST39LF/VF020 Device ID = D6H, is read with $A_0 = 1$

SST39LF/VF040 Device ID = D7H, is read with $A_0 = 1$

6. Both Software ID Exit operations are equivalent

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Storage Temperature
Transient Voltage (<20 ns) on Any Pin to Ground Potential1.0V to V _{DD} + 1.0V
Voltage on A ₉ Pin to Ground Potential0.5V to 13.2V
Package Power Dissipation Capability (Ta = 25°C)
Output Short Circuit Current ¹

^{1.} Outputs shorted for no more than one second. No more than one output shorted at a time.

OPERATING RANGE FOR SST39LF512/010/020/040

Range	Ambient Temp	V_{DD}
Commercial	0°C to +70°C	3.0-3.6V

OPERATING RANGE FOR SST39VF512/010/020/040

Range	Ambient Temp	V_{DD}
Commercial	0°C to +70°C	2.7-3.6V
Industrial	-40°C to +85°C	2.7-3.6V

AC CONDITIONS OF TEST

Input Rise/Fall Time 5 ns
Output Load
$C_L = 30 \text{ pF for SST39LF512/010/020/040}$
C _L = 100 pF for SST39VF512/010/020/040
See Figures 13 and 14



Data Sheet

TABLE 5: DC OPERATING CHARACTERISTICS

V_{DD} = 3.0-3.6V FOR SST39LF512/010/020/040 AND 2.7-3.6V FOR SST39VF512/010/020/040

		Limits			
Symbol	Parameter	Min	Max	Units	Test Conditions
I _{DD}	Power Supply Current				Address input=V _{IL} /V _{IH} , at f=1/T _{RC} Min V _{DD} =V _{DD} Max
	Read		20	mA	CE#=OE#=V _{IL} , WE#=V _{IH} , all I/Os open
	Write		20	mA	CE#=WE#=V _{IL} , OE#=V _{IH}
I _{SB}	Standby V _{DD} Current		15	μΑ	CE#=V _{IHC} , V _{DD} =V _{DD} Max
I _{LI}	Input Leakage Current		1	μΑ	V _{IN} =GND to V _{DD} , V _{DD} =V _{DD} Max
I _{LO}	Output Leakage Current		10	μΑ	V_{OUT} =GND to V_{DD} , V_{DD} = V_{DD} Max
V _{IL}	Input Low Voltage		0.8	V	V _{DD} =V _{DD} Min
V_{IH}	Input High Voltage	0.7V _{DD}		V	V _{DD} =V _{DD} Max
V_{IHC}	Input High Voltage (CMOS)	V _{DD} -0.3		V	V _{DD} =V _{DD} Max
V _{OL}	Output Low Voltage		0.2	V	I _{OL} =100 μA, V _{DD} =V _{DD} Min
V _{OH}	Output High Voltage	V _{DD} -0.2		V	I _{OH} =-100 μA, V _{DD} =V _{DD} Min

T5.2 395

TABLE 6: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
T _{PU-READ} 1	Power-up to Read Operation	100	μs
T _{PU-WRITE} 1	Power-up to Program/Erase Operation	100	μs

T6.1 395

TABLE 7: CAPACITANCE (Ta = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C _{I/O} ¹	I/O Pin Capacitance	$V_{I/O} = 0V$	12 pF
C _{IN} ¹	Input Capacitance	$V_{IN} = 0V$	6 pF

T7.0 395

TABLE 8: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N _{END} ¹	Endurance	10,000	Cycles	JEDEC Standard A117
T _{DR} ¹	Data Retention	100	Years	JEDEC Standard A103
I _{LTH} 1	Latch Up	100 + I _{DD}	mA	JEDEC Standard 78

T8.2 395

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



Data Sheet

AC CHARACTERISTICS

TABLE 9: READ CYCLE TIMING PARAMETERS $V_{DD} = 3.0-3.6V$ FOR SST39LF512/010/020/040 AND 2.7-3.6V FOR SST39VF512/010/020/040

		SST39L SST39L	.F512-45 .F010-45 .F020-45 .F040-45		.F020-55 .F040-55	SST39V SST39V	/F512-70 /F010-70 /F020-70 /F040-70	SST39V SST39V	/F512-90 /F010-90 /F020-90 /F040-90	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
T _{RC}	Read Cycle Time	45		55		70		90		ns
T _{CE}	Chip Enable Access Time		45		55		70		90	ns
T _{AA}	Address Access Time		45		55		70		90	ns
T _{OE}	Output Enable Access Time		30		30		35		45	ns
T _{CLZ} ¹	CE# Low to Active Output	0		0		0		0		ns
T _{OLZ} ¹	OE# Low to Active Output	0		0		0		0		ns
T _{CHZ} ¹	CE# High to High-Z Output		15		15		25		30	ns
T _{OHZ} ¹	OE# High to High-Z Output		15		15		25		30	ns
T _{OH} ¹	Output Hold from Address Change	0		0		0		0		ns

T9.2 395

TABLE 10: PROGRAM/ERASE CYCLE TIMING PARAMETERS

Symbol	Parameter	Min	Max	Units
T _{BP}	Byte-Program Time		20	μs
T _{AS}	Address Setup Time	0		ns
T _{AH}	Address Hold Time	30		ns
T _{CS}	WE# and CE# Setup Time	0		ns
T _{CH}	WE# and CE# Hold Time	0		ns
T _{OES}	OE# High Setup Time	0		ns
T _{OEH}	OE# High Hold Time	10		ns
T_{CP}	CE# Pulse Width	40		ns
T _{WP}	WE# Pulse Width	40		ns
T _{WPH} ¹	WE# Pulse Width High	30		ns
T _{CPH} ¹	CE# Pulse Width High	30		ns
T _{DS}	Data Setup Time	40		ns
T _{DH} ¹	Data Hold Time	0		ns
T _{IDA} 1	Software ID Access and Exit Time		150	ns
T _{SE}	Sector-Erase		25	ms
T _{SCE}	Chip-Erase		100	ms


T10.1 395

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



Data Sheet




A_{MS} = Most significant address Note:

 $A_{MS} = A_{15}$ for SST39LF/VF512, A_{16} for SST39LF/VF010,

 \mbox{A}_{17} for SST39LF/VF020 and $\mbox{ A}_{18}$ for SST39LF/VF040

FIGURE 4: READ CYCLE TIMING DIAGRAM




Note: A_{MS} = Most significant address

 $A_{MS} = A_{15}$ for SST39LF/VF512, A_{16} for SST39LF/VF010, A₁₇ for SST39LF/VF020 and A₁₈ for SST39LF/VF040

FIGURE 5: WE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM



Data Sheet



 A_{17} for SST39LF/VF020 and A_{18} for SST39LF/VF040

FIGURE 6: CE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM




FIGURE 7: DATA# POLLING TIMING DIAGRAM



Data Sheet





FIGURE 8: TOGGLE BIT TIMING DIAGRAM




Note: This device also supports CE# controlled Sector-Erase operation. The WE# and CE# signals are interchageable as long as minmum timings are met. (See Table 10) SA_X = Sector Address

 $A_{MS} = \text{Most significant address} \\ A_{MS} = A_{15} \text{ for SST39LF/VF010, A}_{17} \text{ for SST39LF/VF020 and A}_{18} \text{ for SST39LF/VF040} \\ A_{18} = A_{18} \text{ for$

FIGURE 9: WE# CONTROLLED SECTOR-ERASE TIMING DIAGRAM



Data Sheet




Note: This device also supports CE# controlled Chip-Erase operation. The WE# and CE# signals are interchageable as long as minmum timings are met. (See Table 10)

A_{MS} = Most significant address

 $A_{MS} = A_{15}$ for SST39LF/VF512, A_{16} for SST39LF/VF010, A_{17} for SST39LF/VF020 and A_{18} for SST39LF/VF040

FIGURE 10: WE# CONTROLLED CHIP-ERASE TIMING DIAGRAM



Note: Device ID = D4H for SST39LF/VF512, D5H for SST39LF/VF010, D6H for SST39LF/VF020, and D7H for SST39LF/VF040.

FIGURE 11: SOFTWARE ID ENTRY AND READ






FIGURE 12: SOFTWARE ID EXIT AND RESET






FIGURE 13: AC INPUT/OUTPUT REFERENCE WAVEFORMS




FIGURE 14: A TEST LOAD EXAMPLE






FIGURE 15: BYTE-PROGRAM ALGORITHM






FIGURE 16: WAIT OPTIONS






FIGURE 17: SOFTWARE ID COMMAND FLOWCHARTS







FIGURE 18: ERASE COMMAND SEQUENCE



Data Sheet

PRODUCT ORDERING INFORMATION





Data Sheet

Valid combinations for SST39LF512

SST39LF512-45-4C-NH SST39LF512-45-4C-WH

Valid combinations for SST39VF512

SST39VF512-70-4C-NH	SST39VF512-70-4C-WH
SST39VF512-90-4C-NH	SST39VF512-90-4C-WH

SST39VF512-90-4C-U4

SST39VF512-70-4I-NH SST39VF512-70-4I-WH SST39VF512-90-4I-NH SST39VF512-90-4I-WH

Valid combinations for SST39LF010

SST39LF010-45-4C-NH	SST39LF010-45-4C-WH	SST39LF010-45-4C-B3K
33139LFU1U-43-4C-INFI	33139LFU1U-43-4C-WH	33138LFU1U-43-4C-D3N

Valid combinations for SST39VF010

SST39VF010-70-4C-NH	SST39VF010-70-4C-WH	SST39VF010-70-4C-B3K
SST39VF010-90-4C-NH SST39VF010-90-4C-U4	SST39VF010-90-4C-WH	SST39VF010-90-4C-B3K
SST39VF010-70-4I-NH	SST39VF010-70-4I-WH	SST39VF010-70-4I-B3K
SST39VF010-90-4I-NH	SST39VF010-90-4I-WH	SST39VF010-90-4I-B3K

Valid combinations for SST39LF020

SST39LF020-45-4C-NH	SST39LF020-45-4C-WH
SST39LF020-55-4C-NH	SST39LF020-55-4C-WH

Valid combinations for SST39VF020

SST39VF020-70-4C-NH	SST39VF020-70-4C-WH
SST39VF020-90-4C-NH	SST39VF020-90-4C-WH
SST39VF020-90-4C-U4	
SST39VF020-70-4I-NH	SST39VF020-70-4I-WH
SST39VF020-90-4I-NH	SST39VF020-90-4I-WH

Valid combinations for SST39LF040

SST39LF040-45-4C-NH	SST39LF040-45-4C-WH
SST39LF040-55-4C-NH	SST39LF040-55-4C-WH

Valid combinations for SST39VF040


SST39VF040-70-4C-NH	SST39VF040-70-4C-WH
SST39VF040-90-4C-NH SST39VF040-90-4C-U1	SST39VF040-90-4C-WH
SST39VF040-70-4I-NH	SST39VF040-70-4I-WH
SST39VF040-90-4I-NH	SST39VF040-90-4I-WH

Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.




Data Sheet

PACKAGING DIAGRAMS




32-LEAD PLASTIC LEAD CHIP CARRIER (PLCC) SST PACKAGE CODE: NH



32-LEAD THIN SMALL OUTLINE PACKAGE (TSOP) 8MM X 14MM SST PACKAGE CODE: WH



Data Sheet



48-BALL THIN-PROFILE, FINE-PITCH BALL GRID ARRAY (TFBGA) 6MM X 8MM SST PACKAGE CODE: B3K



Data Sheet

Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036 www.SuperFlash.com or www.ssti.com