SCLS392C - APRIL 1998 - REVISED JANUARY 2001

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  >2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## description


The 'LV86A devices are quadruple 2-input exclusive-OR gates designed for 2-V to 5.5-V  $\rm V_{CC}$  operation.

These devices contain four independent 2-input exclusive-OR gates. They perform the Boolean function


 $Y = A \oplus B$  or  $Y = \overline{AB} + A\overline{B}$  in positive logic.

A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.

#### SN54LV86A . . . J OR W PACKAGE SN74LV86A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



## SN54LV86A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

### **ORDERING INFORMATION**

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC - D	Tube	SN74LV86AD	LV86A
	SOIC = D	Tape and reel	SN74LV86ADR	LVOOA
–40°C to 85°C	SOP – NS	Tape and reel	SN74LV86ANSR	74LV86A
-40°C to 85°C	SSOP – DB	Tape and reel	SN74LV86ADBR	LV86A
	TSSOP - PW	Tape and reel	SN74LV86APWR	LV86A
	TVSOP - DGV	Tape and reel	SN74LV86ADGVR	LV86A
	CDIP – J	Tube	SNJ54LV86AJ	SNJ54LV86AJ
–55°C to 125°C	CFP – W	Tube	SNJ54LV86AW	SNJ54LV86AW
	LCCC - FK	Tube	SNJ54LV86AFK	SNJ54LV86AFK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В	Y
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L


## logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.



These are five equivalent exclusive-OR symbols valid for an 'LV86A gate in positive logic; negation can be shown at any two ports.



## SN54LV86A, SN74LV86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SCLS392C - APRIL 1998 - REVISED JANUARY 2001

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		0.5 V to 7 V
Voltage range applied to any output in the high	h-impedance	
or power-off state, V <sub>O</sub> (see Note 1)		–0.5 V to 7 V
Output voltage range, VO (see Notes 1 and 2)	)	-0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )		–20 mA
Output clamp current, IOK (VO < 0 or VO > VC	cc)	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )		
Continuous current through V <sub>CC</sub> or GND		
Package thermal impedance, θ <sub>JA</sub> (see Note 3)		
g, , , ,	DB package	
	DGV package	127°C/W
	NS package	
	PW package	113°C/W
Storage temperature range, T <sub>stg</sub>		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



## SN54LV86A, SN74LV86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SCLS392C - APRIL 1998 - REVISED JANUARY 2001

## recommended operating conditions (see Note 4)

			SN54	LV86A	SN74I	LV86A	LINUT	
			MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage		2	5.5	2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5		1.5			
\/	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> ×0.7		V <sub>CC</sub> ×0.7		V	
VIH		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	V <sub>CC</sub> × 0.7		V <sub>CC</sub> ×0.7		V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V <sub>CC</sub> ×0.7		V <sub>CC</sub> ×0.7			
		V <sub>CC</sub> = 2 V		0.5		0.5		
١/	Low lovel input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		V <sub>CC</sub> × 0.3		V <sub>CC</sub> ×0.3	V	
VIL	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		V <sub>CC</sub> × 0.3		$V_{CC} \times 0.3$	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$		
٧ <sub>I</sub>	Input voltage		0	5.5	0	5.5	V	
٧o	Output voltage		0	Vcc	0	Vcc	V	
		V <sub>CC</sub> = 2 V		<b>–</b> 50		-50	μΑ	
la	High-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	20	-2		-2		
ЮН	riigii-ievei output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	Q	-6		-6	mA	
		V <sub>CC</sub> = 4.5 V to 5.5 V		-12		-12		
		V <sub>CC</sub> = 2 V		50		50	μΑ	
la.	Low lovel output output	V <sub>CC</sub> = 2.3 V to 2.7 V		2		2		
lOL	Low-level output current	V <sub>CC</sub> = 3 V to 3.6 V		6		6	mA	
		V <sub>CC</sub> = 4.5 V to 5.5 V		12		12		
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0	200	0	200		
$\Delta t/\Delta v$	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V	0	100	0	100	ns/V	
		V <sub>CC</sub> = 4.5 V to 5.5 V	0	20	0	20		
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SCLS392C - APRIL 1998 - REVISED JANUARY 2001

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	.,	SN5	4LV86A		SN7	UNIT		
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP MA	λX	MIN	TYP	MAX	UNIT
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1			
Vou	$I_{OH} = -2 \text{ mA}$	2.3 V	2			2			V
VOH	$I_{OH} = -6 \text{ mA}$	3 V	2.48	, sh		2.48			V
	I <sub>OH</sub> = -12 mA	4.5 V	3.8	, S		3.8			
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V		PA	).1			0.1	
Vo	I <sub>OL</sub> = 2 mA	2.3 V	4		).4			0.4	V
VOL	I <sub>OL</sub> = 6 mA	3 V	172	0.	44			0.44	V
	I <sub>OL</sub> = 12 mA	4.5 V	05	0.	55			0.55	
lį	$V_I = 5.5 \text{ V or GND}$	0 to 5.5 V	Q'		±1			±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20			20	μΑ
l <sub>off</sub>	$V_I$ or $V_O = 0$ to 5.5 $V$	0			5			5	μΑ
Ci	$V_I = V_{CC}$ or GND	3.3 V		1.4			1.4		pF

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	4 = 25°C	;	SN54LV86A	SN74L	V86A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN MAX	MIN	MAX	UNIT
<sup>t</sup> pd	A or B	Υ	C <sub>L</sub> = 15 pF		7.9*	17.6*	1* 21*	1	21	ns
t <sub>pd</sub>	A or B	Y	C <sub>L</sub> = 50 pF		10.5	22.6	1 26.5	1	26.5	ns

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	<sub>Δ</sub> = 25°C	;	SN54L	V86A	SN74L	V86A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> pd	A or B	Υ	C <sub>L</sub> = 15 pF		5.5*	11*	1*	13*	1	13	ns
t <sub>pd</sub>	A or B	Υ	C <sub>L</sub> = 50 pF		7.4	14.5	<b>Q1</b>	16.5	1	16.5	ns

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	4 = 25°C	;	SN54LV	/86A	SN74L	V86A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> pd	A or B	Υ	C <sub>L</sub> = 15 pF		3.7*	6.8*	13	8*	1	8	ns
<sup>t</sup> pd	A or B	Y	C <sub>L</sub> = 50 pF		5.3	8.8	1	10	1	10	ns

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.



## SN54LV86A, SN74LV86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SCLS392C - APRIL 1998 - REVISED JANUARY 2001

## noise characteristics, $V_{CC}$ = 3.3 V, $C_L$ = 50 pF, $T_A$ = 25°C (see Note 5)

	PARAMETER		SN74LV86A			
					UNIT	
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.2	0.8	V	
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.1	-0.8	V	
VOH(V)	Quiet output, minimum dynamic VOH		3.1		V	
VIH(D)	High-level dynamic input voltage	2.31			V	
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V	


NOTE 5: Characteristics are for surface-mount packages only.

## operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CO	VCC	TYP	UNIT	
٠.	Power dissipation capacitance	$C_1 = 50 pF$	f = 10 MHz	3.3 V	8.4	pF
Cpd	1 Ower dissipation capacitance	C[ = 50 pr,	1 = 10 WH12	5 V	8.8	ρι



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq 3$  ns,  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

## DGV (R-PDSO-G\*\*)

## 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

## D (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

### **8 PINS SHOWN**




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

14-PIN SHOWN




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

## PW (R-PDSO-G\*\*)

### 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated