



18-Bit, Single-Channel, Low-Noise, Voltage-Output DIGITAL-TO-ANALOG CONVERTER

FEATURES

- 18-Bit Monotonic Over Temperature Range
- Relative Accuracy: ±2LSB Max
- Low-Noise: 24nV/√Hz
 Fast Settling: 5μs
- On-Chip Output Buffer Amplifier with Rail-to-Rail Operation
- Single Power Supply: +2.7V to +5.5V
- DAC Loading Control
- Selectable Power-On Reset to Zero-Scale or Midscale
- Power-Down Mode
- Unipolar Straight Binary or Twos Complement Input Mode
- Fast SPI™ Interface with Schmitt-Triggered Inputs: up to 50MHz, 1.8V/3V/5V Logic
- Small Package: QFN-24, 4mm × 4mm

APPLICATIONS

- Automatic Test Equipment
- Precision Instrumentation
- Industrial Control
- Data Acquisition Systems


DESCRIPTION

The DAC9881 is an 18-bit, single-channel, voltage-output digital-to-analog converter (DAC). It features 18-bit monotonicity, excellent linearity, very low-noise, and fast settling time. The on-chip precision output amplifier allows rail-to-rail output swing to be achieved over the full supply range of 2.7V to 5.5V.

The device supports a standard SPI serial interface capable of operating with input data clock frequencies up to 50MHz. The DAC9881 requires an external reference voltage to set the output range of the DAC channel. A programmable power-on reset circuit is also incorporated into the device to ensure that the DAC output powers up at zero-scale or midscale, and remains there until a valid write command.

Additionally, the DAC9881 has the capability to function in either unipolar straight binary or twos complement mode. The DAC9881 provides low-power operation. To further save energy, power-down mode can be achieved by accessing the PDN pin, thereby reducing the current consumption to $25\mu A$ at 5V. Power consumption is 4mW at 5V, reducing to $125\mu W$ in power-down mode.

The DAC9881 is available in a 4mm × 4mm QFN-24 package with a specified temperature range of –40°C to +105°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI, QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor. All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

PRODUCT	RELATIVE ACCURACY (LSB)	DIFFERENTIAL NONLINEARITY (LSB)	PACKAGE- LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING
DAC9881S	±3	-1/+2	QFN-24	RGE	-40°C to +105°C	DAC9881
DAC9881SB	±2	±1	QFN-24	RGE	-40°C to +105°C	DAC9881B

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

	PARAMETER	DAC9881	UNIT
AV _{DD} to AGND		-0.3 to 6	V
IOV _{DD} to DGND		-0.3 to 6	V
Digital input voltage to DGND		-0.3 to IOV _{DD} + 0.3	V
V _{OUT} to AGND		-0.3 to AV _{DD} + 0.3	V
Operating temperature range		-40 to +105	°C
Storage temperature range		-65 to +150	°C
Maximum junction temperature (7	J max)	+150	°C
Thermal impedance (θ_{JA})		46	°C/W
ESD ratings	Human body model (HBM)	3000	V
	Charged device model (CDM)	1000	V

⁽¹⁾ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

Submit Documentation Feedback

Copyright © 2008, Texas Instruments Incorporated



ELECTRICAL CHARACTERISTICS: AV_{DD} = 5V

All specifications at $T_A = T_{MIN}$ to T_{MAX} , $AV_{DD} = +4.75V$ to +5.5V, $IOV_{DD} = +1.8V$ to +5.5V, $V_{REFH} = 5V$, $V_{REFL} = 0V$, and gain = 1X mode, unless otherwise noted.

			[DAC9881		
PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
ACCURACY ⁽¹⁾		·				
	Measured by line	DAC9881S		±2	±3	LSB
Integral linearity error	passing through codes 2048 and 260096	DAC9881SB		±1	±2	LSB
	Measured by line	DAC9881S	-1	±0.75	+2	LSB
Differential linearity error	passing through codes 2048 and 260096	DAC9881SB		±0.5	±1	LSB
Monotonicity			18			Bits
	$T_A = +25^{\circ}C$, code = 20	048			±16	LSB
Zero-scale error	T_{MIN} to T_{MAX} , code = 2	2048			±32	LSB
Zero-scale drift ⁽²⁾	Code = 2048			±0.25	±0.8	ppm/°C of FSR
Gain error	T _A = +25°C, measured and 260096	d by line passing through codes 2048		±16	±32	LSB
Gain temperature drift ⁽²⁾	Measured by line pass	sing through codes 2048 and 260096		±0.25	±0.4	ppm/°C
PSRR ⁽²⁾	V _{OUT} = full-scale, AV _D	_D = +5V ±10%			32	LSB/V
ANALOG OUTPUT ⁽²⁾		,				1
Voltage output (3)			0		AV_{DD}	V
0	Device operating for 5		0.1		ppm of FSR	
Output voltage drift vs time	Device operating for 1	000 hours at +25°C		0.2		ppm of FSR
Output current ⁽⁴⁾				2.5		mA
Maximum load capacitance				200		pF
Short-circuit current				+31/–50		mA
REFERENCE INPUT ⁽²⁾		·				
V _{REFH} input voltage range	$AV_{DD} = +5.5V$		1.25	5.0	AV_{DD}	V
V _{REFH} input capacitance				5		pF
V _{REFH} input impedance				4.5		kΩ
V _{REFL} input voltage range			-0.2	0	+0.2	V
V _{REFL} input capacitance				4.5		pF
V _{REFL} input impedance				5		kΩ
DYNAMIC PERFORMANCE(2)		,				1
Settling time	To $\pm 0.003\%$ FS, R _L = $3C000h$	10kΩ, $C_L = 50$ pF, code 04000h to		5		μs
Slew rate	From 10% to 90% of 0	OV to +5V		2.5		V/µs
		V _{REFH} = 5V, gain = 1X mode		37		nV-s
		V _{REFH} = 2.5V, gain = 1X mode		18		nV-s
Code change glitch	Code = 1FFFFh to 20000h to 1FFFFh	V _{REFH} = 1.25V, gain = 1X mode		9		nV-s
	ZUUUUII IU IFFFII	V _{REFH} = 2.5V, gain = 2X mode		21		nV-s
		V _{REFH} = 1.25V, gain = 2X mode		10		nV-s
Digital feedthrough	CS = high, f _{SCLK} = 1kF	łz		1		nV-s
Output poice veltage density	f = 1kHz to 100kHz,	Gain = 1		24	30	nV/√ Hz
Output noise voltage density	full-scale output	Gain = 2		40	48	nV/√ Hz
Output noise voltage	f = 0.1Hz to 10Hz, full	-scale output		2		μV_{PP}

⁽¹⁾ DAC output range is 0V to +5V. 1LSB = $19\mu V$.

⁽²⁾ Ensured by design. Not production tested.

⁽³⁾ The output from the V_{OUT} pin = [(V_{REFH} – V_{REFL})/262144] × CODE × Buffer GAIN + V_{REFL}. The maximum range of V_{OUT} is 0V to AV_{DD}. The full-scale of the output must be less than AV_{DD}; otherwise, output saturation occurs.

⁽⁴⁾ Refer to Figure 26, Figure 27, and Figure 28 for details.



ELECTRICAL CHARACTERISTICS: AV_{DD} = 5V (continued)

All specifications at $T_A = T_{MIN}$ to T_{MAX} , $AV_{DD} = +4.75V$ to +5.5V, $IOV_{DD} = +1.8V$ to +5.5V, $V_{REFH} = 5V$, $V_{REFL} = 0V$, and gain = 1X mode, unless otherwise noted.

		D	DAC9881		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL INPUTS(5)		<u> </u>		11	
	IOV _{DD} = 4.5V to 5.5V	3.8		$IOV_{DD} + 0.3$	V
High-level input voltage, VIH	IOV _{DD} = 2.7V to 3.3V	2.1		IOV _{DD} + 0.3	V
	IOV _{DD} = 1.7V to 2.0V	1.5		IOV _{DD} + 0.3	V
	IOV _{DD} = 4.5V to 5.5V	-0.3		0.8	V
Low-level input voltage, V _{IL}	IOV _{DD} = 2.7V to 3.3V	-0.3		0.6	V
	IOV _{DD} = 1.7V to 2.0V	-0.3		0.3	V
Digital input current (I _{IN})			±1	±10	μΑ
Digital input capacitance			5		pF
DIGITAL OUTPUT ⁽⁵⁾					
18 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	$IOV_{DD} = 2.7V \text{ to } 5.5V, I_{OH} = -1\text{mA}$	IOV _{DD} - 0.2			V
High-level output voltage, V _{OH}	$IOV_{DD} = 1.7V$ to 2.0V, $I_{OH} = -500\mu A$	IOV _{DD} - 0.2			V
and level autout valtage. V	IOV _{DD} = 2.7V to 5.5V, I _{OL} = 1mA			0.2	V
Low-level output voltage, V _{OL}	$IOV_{DD} = 1.7 \text{ to } 2.0V, I_{OL} = 500\mu\text{A}$			0.2	V
POWER SUPPLY		·		·	
AV _{DD}		+4.75	+5.0	+5.5	V
OV _{DD}		+1.7		AV _{DD}	V
Al _{DD}	V _{IH} = IOV _{DD} , V _{IL} = DGND		0.85	1.5	mA
OI _{DD}	$V_{IH} = IOV_{DD}, V_{IL} = DGND$		1	10	μΑ
Al _{DD} power-down	PDN pin = IOV _{DD}		25	50	μΑ
Power dissipation	AV _{DD} = 5.0V		4.3	7.5	mW
TEMPERATURE RANGE		<u> </u>			
Specified performance		-40		+105	°C

⁽⁵⁾ Ensured by design. Not production tested.



ELECTRICAL CHARACTERISTICS: AV_{DD} = 2.7V

All specifications at $T_A = T_{MIN}$ to T_{MAX} , $AV_{DD} = +2.7V$ to +3.3V, $IOV_{DD} = +1.8V$ to AV_{DD} , $V_{REFH} = 2.5V$, $V_{REFL} = 0V$ and gain = 1X mode, unless otherwise noted.

				DAC9881		
PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
ACCURACY ⁽¹⁾						
	Measured by line	DAC9881S		±2.5	±3.5	LSB
Integral linearity error	passing through codes 2048 and 262143	DAC9881SB		±2	±3	LSB
	Measured by line	DAC9881S		±1	±2	LSB
Differential linearity error	passing through codes 2048 and 262143	DAC9881SB		±0.75	±1.5	LSB
Zero-scale error	$T_A = +25^{\circ}C$, code = 20	048			±32	LSB
Zero-scale error	T_{MIN} to T_{MAX} , code = 2	2048			±64	LSB
Zero-scale drift ⁽²⁾	Code = 2048			±0.5	±1.6	ppm/°C of FSR
Gain error	T _A = +25°C, measured and 262143	d by line passing through codes 2048		±32	±64	LSB
Gain temperature drift ⁽²⁾	Measured by line pass	sing through codes 2048 and 262143		±0.5	±0.8	ppm/°C
PSRR ⁽²⁾	V _{OUT} = full-scale, AV _{DI}	_D = +3V ±10%			64	LSB/V
ANALOG OUTPUT ⁽²⁾						
Voltage output (3)			0		AV_DD	V
Output voltage drift vs time	Device operating for 5	00 hours at +25°C		0.2		ppm of FSR
Output voltage unit vs time	Device operating for 1	000 hours at +25°C		0.4		ppm of FSR
Output current ⁽⁴⁾				2.5		mA
Maximum load capacitance				200		pF
Short-circuit current				+31/–50		mA
REFERENCE INPUT ⁽²⁾						
V _{REFH} input voltage range	$AV_{DD} = +3V$		1.25	2.5	AV_DD	V
V _{REFH} input capacitance				5		pF
V _{REFH} input impedance				4.5		kΩ
V _{REFL} input voltage range			-0.2	0	+0.2	V
V _{REFL} input capacitance				4.5		pF
V _{REFL} input impedance				5		kΩ
DYNAMIC PERFORMANCE ⁽²⁾						
Settling time	To $\pm 0.003\%$ FS, R _L = $3C000h$	$10k\Omega$, $C_L = 50pF$, code 04000h to		5		μs
Slew rate	From 10% to 90% of 0)V to +2.5V		2.5		V/μs
		V _{REFH} = 2.5V, gain = 1X mode		18		nV-s
Code change glitch	Code = 1FFFFh to 20000h to 1FFFFh	V _{REFH} = 1.25V, gain = 1X mode		9		nV-s
		V _{REFH} = 1.25V, gain = 2X mode		10		nV-s
Digital feedthrough	CS = high, f _{SCLK} = 1kH			1		nV-s
Output poice valtage dessity	f = 1kHz to 100kHz,	Gain = 1		24	30	nV/√ Hz
Output noise voltage density	full-scale output	Gain = 2		40	48	nV/√ Hz
Output noise voltage	f = 0.1Hz to 10Hz, full-	-scale output		2		μV_{PP}

⁽¹⁾ DAC output range is 0V to +2.5V. 1LSB = $9.5\mu V$.

⁽²⁾ Ensured by design. Not production tested.

⁽³⁾ The output from the V_{OUT} pin = [(V_{REFH} – V_{REFL})/262144] × CODE × Buffer GAIN + V_{REFL}. The maximum range of V_{OUT} is 0V to AV_{DD}. The full-scale of the output must be less than AV_{DD}; otherwise, output saturation occurs.

⁽⁴⁾ Refer to Figure 55, Figure 56, and Figure 57 for details.



ELECTRICAL CHARACTERISTICS: AV_{DD} = 2.7V (continued)

All specifications at $T_A = T_{MIN}$ to T_{MAX} , $AV_{DD} = +2.7V$ to +3.3V, $IOV_{DD} = +1.8V$ to AV_{DD} , $V_{REFH} = 2.5V$, $V_{REFL} = 0V$ and gain = 1X mode, unless otherwise noted.


		С	AC9881		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL INPUTS(5)		1		,	
High level input valtage V	IOV _{DD} = 2.7V to 3.3V	2.1		IOV _{DD} + 0.3	V
High-level input voltage, V _{IH}	IOV _{DD} = 1.7V to 2.0V	1.5		IOV _{DD} + 0.3	V
Low lovel input veltage V	IOV _{DD} = 2.7V to 3.3V	-0.3		0.6	V
Low-level input voltage, V _{IL}	IOV _{DD} = 1.7V to 2.0V	-0.3		0.3	V
Digital input current (I _{IN})			±1	±10	μΑ
Digital input capacitance			5		pF
DIGITAL OUTPUT ⁽⁵⁾					
High level output voltage V	$IOV_{DD} = 2.7V$ to 3.3V, $I_{OH} = -1$ mA	IOV _{DD} - 0.2			V
High-level output voltage, V _{OH}	$IOV_{DD} = 1.7V$ to 2.0V, $I_{OH} = -500\mu A$	IOV _{DD} - 0.2			V
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	$IOV_{DD} = 2.7V$ to 3.3V, $I_{OL} = 1$ mA			0.2	V
Low-level output voltage, V _{OL}	IOV _{DD} = 1.7 to 2.0V, I _{OL} = 500μA			0.2	V
POWER SUPPLY		<u> </u>			
AV _{DD}		+2.7	+3.0	+3.3	V
IOV _{DD}		+1.7		AV _{DD}	V
Al _{DD}	$V_{IH} = IOV_{DD}, V_{IL} = DGND$		0.75	1.2	mA
IOI _{DD}	$V_{IH} = IOV_{DD}, V_{IL} = DGND$		1	10	μΑ
Al _{DD} power-down	PDN pin = IOV _{DD}		25	50	μΑ
Power dissipation	$AV_{DD} = 3.0V$		2.3	3.6	mW
TEMPERATURE RANGE		,		,	
Specified performance		-40		+105	°C

⁽⁵⁾ Ensured by design. Not production tested.



PIN CONFIGURATION





(1) The thermal pad is internally connected to the substrate. This pad can be connected to the analog ground or left floating. Keep the thermal pad separate from the digital ground, if possible.

TERMINAL FUNCTIONS


TE	TERMINAL		
NO.	NAME	I/O	DESCRIPTION
1	SCLK	I	SPI bus serial clock input
2	SDI	ı	SPI bus serial data input
3	LDAC	I	Load DAC latch control input (active low). When LDAC is low, the DAC latch is transparent, and the contents of the input register are transferred to the DAC latch. The DAC output changes to the corresponding level simultaneously when the DAC latch is updated. It is recommended to connect this pin to IOV _{DD} through a pull-up resistor.
4	AGND	I	Analog ground
5	AV_{DD}	I	Analog power supply
6	V _{REFL} -S	ı	Reference low input sense
7	V _{REFH} -S	ı	Reference high input sense
8	V _{OUT}	0	Output of output buffer
9	R _{FB}	ı	Feedback resistor connected to the inverting input of the output buffer.
10	V _{REFL} -F	ı	Reference low input force
11	V _{REFH} -F	I	Reference high input force
12	NC	_	Do not connect.
13	NC	_	Do not connect.
14	RSTSEL	I	Selects the value of the output from the V_{OUT} pin after power-on or hardware reset. If RSTSEL = IOV_{DD} , then register data = 20000h. If RSTSEL = DGND, then register data = 00000h.
15	GAIN	ı	Buffer gain setting. Gain = 1 when the pin is connected to DGND; Gain = 2 when the pin is connected to IOV _{DD} .
16	USB/BTC	I	Input data format selection. Input data are straight binary format when the pin is connected to IOV _{DD} , and in twos complement format when the pin is connected to DGND.
17	RST	ı	Reset input (active low). Logic low on this pin causes the device to perform a reset.
18	PDN	I	Power-down input (active high). Logic high on this pin forces the device into power-down status. In power-down, the V_{OUT} pin connects to AGND through a $10k\Omega$ resistor.
19	CS	I	SPI bus chip select input (active low). Data bits are not clocked into the serial shift register unless \overline{CS} is low. When \overline{CS} is high, SDO is in a high-impedance state. It is recommended to connect this pin to IOV _{DD} through a pull-up resistor.
20	SDOSEL	1	SPI serial data output selection. When SDOSEL is tied to IOV_{DD} , the contents of the existing input register are shifted out from the SDO pin; this is Stand-Alone mode. When SDOSEL is tied to DGND, the contents in the SPI input shift register are shifted out from the SDO pin; this is Daisy-Chain mode for daisy-chained communication.
21	AV_{DD}	I	Analog power supply. Must be connected to pin 5.
22	DGND	I	Digital ground
23	SDO	0	SPI bus serial data output. Refer to the <i>Timing Diagrams</i> for further detail.
24	IOV_{DD}	I	Interface power. Connect to +1.8V for 1.8V logic, +3V for 3V logic, and to +5V for 5V logic.

Copyright © 2008, Texas Instruments Incorporated



TIMING DIAGRAMS

Case 1: Standalone operation without SDO, LDAC tied low.



Case 2: Standalone operation without SDO, LDAC active.




Figure 1. Timing Diagram for Standalone Operation without SDO

www.ti.com

TIMING CHARACTERISTICS for Figure 1 (1)(2)(3)


At -40°C to +105°C, unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	MAX	UNIT
£	Maximum alack fraguency	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$		40	MHz
f _{SCLK}	Maximum clock frequency	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$		50	MHz
	Minumum CS high time	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	50		ns
t ₁	Minumum CS nigh time	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	30		ns
	Delay from CS falling edge to SCLK rising	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	10		ns
t ₂	edge	$3.6 \le AV_{DD} \le 5.5V$, $2.7 \le IOV_{DD} \le AV_{DD}$	8		ns
	Delay from SCLK falling edge to CS falling	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	0		ns
t ₃ edge	edge	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	0		ns
	CCL K low time	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	10		ns
t_4	SCLK low time	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	10		ns
	CCL IV high times	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	15		ns
t ₅	SCLK high time	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	10		ns
	CCL // availa time	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	25		ns
t ₆	SCLK cycle time	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	20		ns
	Delay from SCLK rising edge to CS rising	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	10		ns
t ₇	edge	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	10		ns
	land data action time	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	8		ns
t ₈	Input data setup time	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	5		ns
	land data hald time	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	5		ns
t ₉	Input data hold time	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	5		ns
	Delay from CS rising edge to LDAC falling	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	10		ns
t ₁₄	edge	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	5		ns
	LDAC suide width	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	15		ns
t ₁₅	LDAC pulse width	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	10		ns

All input signals are specified with $t_R = t_F = 2 ns$ (10% to 90% of IOV_{DD}) and timed from a voltage level of IOV_{DD}/2. Ensured by design. Not production tested. Sample tested during the initial release and after any redesign or process changes that may affect these parameters.



Case 1: Standalone operation with output from SDO, LDAC tied low.



Case 2: Standalone operation with output from SDO, LDAC active.






Figure 2. Timing Diagram for Standalone Operation with SDO



Case 1: Daisy Chain, LDAC tied low.



Case 2: Daisy Chain, LDAC active.



NOTE: (1) SDO data delayed from SDI by 24 clock cycles.

Figure 3. Timing Diagram for Daisy Chain Mode, Two Cascaded Devices



TIMING CHARACTERISTICS for Figure 2 and Figure 3⁽¹⁾⁽²⁾⁽³⁾

At -40°C to +105°C, unless otherwise noted.

PARAMETER		CONDITIONS	MIN	MAX	UNIT
	Manipular algebrasis and a	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$		20	MHz
f _{SCLK}	Maximum clock frequency	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$		25	MHz
	Minutes on CC high times	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	50		ns
t ₁	Minumum CS high time	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	30		ns
	Delay from CS falling edge to SCLK rising	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	10		ns
t ₂	edge	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	8		ns
	Delay from SCLK falling edge to CS falling	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	0		ns
t ₃	edge	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	0		ns
	CCL K law time	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	25		ns
t ₄	SCLK low time	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	20		ns
	OOLK himb diese	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	25		ns
t ₅	SCLK high time	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	20		ns
	OOLK anala tha	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	50		ns
t ₆	SCLK cycle time	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	40		ns
	Delay from SCLK rising edge to CS rising	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	10		ns
	edge	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	10		ns
	Land data action than	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	5		ns
t ₈	Input data setup time	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	5		ns
	Leave data hald the	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	5		ns
t ₉	Input data hold time	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	5		ns
	Delegation 200 felling advanta 000 cellid	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$		15	ns
t ₁₀	Delay from CS falling edge to SDO valid	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$		10	ns
	Delegation COLIC felling and act to ODO scalid	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$		20	ns
t ₁₁	Delay from SCLK falling edge to SDO valid	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$		15	ns
	ODO data hald (same OOL) (data mades	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	t ₅		ns
t ₁₂	SDO data hold from SCLK rising edge	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	t ₅		ns
	D (20 · · · · · · · · · · · · · · · · · · ·	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$		8	ns
t ₁₃	Delay from CS rising edge to SDO high-Z	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$		5	ns
	Delay from CS rising edge to LDAC falling	$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	10		ns
t ₁₄	edge	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	5		ns
		$2.7 \le AV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le AV_{DD}$	15		ns
t ₁₅ LDA	LDAC pulse width	$3.6 \le AV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le AV_{DD}$	10		ns

All input signals are specified with t_R = t_F = 2ns (10% to 90% of IOV_{DD}) and timed from a voltage level of IOV_{DD}/2. Ensured by design. Not production tested.

Sample tested during the initial release and after any redesign or process changes that may affect these parameters.



TYPICAL CHARACTERISTICS: AVDD = +5V

At $T_A = +25$ °C, $V_{REFH} = +5.0V$, $V_{REFL} = 0V$, and Gain = 1X Mode, unless otherwise noted.




Figure 4.




Figure 6.




Figure 8.




Figure 5.




Figure 7.







Figure 9.





At $T_A = +25$ °C, $V_{REFH} = +5.0V$, $V_{REFL} = 0V$, and Gain = 1X Mode, unless otherwise noted.


















At $T_A = +25$ °C, $V_{REFH} = +5.0V$, $V_{REFL} = 0V$, and Gain = 1X Mode, unless otherwise noted.








Figure 18.





Figure 19.








Figure 21.


Copyright © 2008, Texas Instruments Incorporated





At $T_A = +25$ °C, $V_{REFH} = +5.0V$, $V_{REFL} = 0V$, and Gain = 1X Mode, unless otherwise noted.

















At $T_A = +25$ °C, $V_{REFH} = +5.0V$, $V_{REFL} = 0V$, and Gain = 1X Mode, unless otherwise noted.



Copyright © 2008, Texas Instruments Incorporated



At $T_A = +25$ °C, $V_{REFH} = +5.0$ V, $V_{REFL} = 0$ V, and Gain = 1X Mode, unless otherwise noted.






Figure 34.



Time (2µs/div)

Figure 35.

LARGE SIGNAL



Time (2µs/div)

SETTLING TIME (GAIN = 2X MODE)

V_{REFH} = 2.5V

2V/div

Large-Signal Output


Small-Signal Error

LDAC
Signal
Code Change: 3C000h to 04000h
Output Loaded with 10kΩ and

Time (2µs/div)

50pF to AGND

Figure 37.







Figure 38.



Time (Zμs/div)

Figure 39.



TYPICAL CHARACTERISTICS: AV_{DD} = +5V (continued)

At $T_A = +25$ °C, $V_{REFH} = +5.0V$, $V_{REFL} = 0V$, and Gain = 1X Mode, unless otherwise noted.






Figure 40.



Frequency (Hz) Figure 42.


10k

100k



Time (2µs/div)

Figure 41.






Figure 43.

10



TYPICAL CHARACTERISTICS: AV_{DD} = +2.7V

At $T_A = +25$ °C, $V_{REFH} = +2.5$ V, $V_{REFL} = 0$ V, and Gain = 1X Mode, unless otherwise noted.




Figure 44.





Figure 46.



DIFFERENTIAL LINEARITY ERROR VS DIGITAL INPUT CODE




Figure 45.

DIFFERENTIAL LINEARITY ERROR VS DIGITAL INPUT CODE




Figure 47.

DIFFERENTIAL LINEARITY ERROR VS DIGITAL INPUT CODE





Figure 49.




TYPICAL CHARACTERISTICS: AV_{DD} = +2.7V (continued)

2.0

At T_A = +25°C, V_{REFH} = +2.5V, V_{REFL} = 0V, and Gain = 1X Mode, unless otherwise noted.






DIFFERENTIAL LINEARITY ERROR

VS REFERENCE VOLTAGE











Figure 52.





OUTPUT VOLTAGE vs DRIVE CURRENT CAPABILITY





Figure 54.

Figure 55.



At $T_A = +25$ °C, $V_{REFH} = +2.5$ V, $V_{REFL} = 0$ V, and Gain = 1X Mode, unless otherwise noted.





TYPICAL CHARACTERISTICS: AV_{DD} = +2.7V (continued)

At T_A = +25°C, V_{REFH} = +2.5V, V_{REFL} = 0V, and Gain = 1X Mode, unless otherwise noted.




Figure 62.




Figure 63.

Copyright © 2008, Texas Instruments Incorporated



THEORY OF OPERATION

GENERAL DESCRIPTION

The DAC9881 is a single-channel, 18-bit, serial-input, voltage-output digital-to-analog converter (DAC). The architecture is an R-2R ladder configuration with the four MSBs segmented, followed by an operational amplifier that serves as a buffer, as shown in Figure 64. The on-chip output buffer allows rail-to-rail output swings while providing a low output impedance to drive loads. The DAC9881 operates from a single analog power supply that ranges from 2.7V to 5.5V, and typically consumes 850μ A when operating with a 5V supply. Data are written to the device in a 24-bit word format, via an SPI serial interface. To enable compatibility with 1.8V, 3V, or 5V logic families, an IOV_{DD} supply pin is provided. This pin allows the DAC9881 input and output logic to be powered from the same logic supply used to interface signals to and from the device. Internal voltage translators are included in the DAC9881 to interface digital signals to the device core. See Figure 65 for the basic configuration of the DAC9881.

To ensure a known power-up state, the DAC9881 is designed with a power-on reset function. Upon power-up, the DAC9881 is reset to either zero-scale or midscale depending on the state of the RSTSEL pin. A harrdware reset can be performed by using the RST and RSTSEL pins.




Figure 64. DAC9881 Architecture






Figure 65. Basic Configuration



ANALOG OUTPUT

The DAC9881 offers a force and sense output configuration for the high open-loop gain output amplifier. This feature allows the loop around the output amplifier to be closed at the load (as shown in Figure 66), thus ensuring an accurate output voltage. The output buffer V_{OUT} and R_{FB} pins are provided so that the output op amp buffer feedback can be connected at the load. Without a driven load, the DAC9881 output typically swings to within 15mV of the AGND and AV_{DD} supply rails. Because of the high accuracy of these DACs, system design problems such as grounding and wiring resistance become very important. A 18-bit converter with a 5V full-scale range has an LSB value of $19\mu V$. The DAC9881 has a typical feedback resistor current of 0.5mA; thus, a series wiring resistance of only $100m\Omega$ (R_{W1}) causes a voltage drop of $50\mu V$. In terms of a system layout, the resistivity of a typical 1-ounce copper-clad printed circuit board (PCB) is $0.5m\Omega$ per square. For a 0.5mA current, a 0.25mm wide printed circuit conductor 25mm long results in a voltage drop of $25\mu V$. Note that the wiring resistance of R_{W2} is not critical as long as the feedback resistor (R_{FB}) is connected at the driven load.




Figure 66. Analog Output Closed-Loop Configuration (R_{W1} and R_{W2} represent wiring resistance)



REFERENCE INPUTS

The reference high input, V_{REFH} , can be set to any voltage in the range of 1.25V to AV_{DD} . The reference low input, V_{REFL} , can be set to any voltage in the range of -0.2V to +0.2V (to provide a small offset to the output of the DAC9881, if desired). The current into V_{REFH} and out of V_{REFL} depends on the DAC code, and can vary from approximately 0.5mA to 1mA in the gain = 1X mode of operation. The reference high and low inputs appear as variable loads to the external reference circuit. If the external references can source or sink the required current, and if low impedance connections are made to the V_{REFH} and V_{REFL} pins, external reference buffers are not required. Figure 65 shows a simple configuration of the DAC9881 using external references without force and sense reference buffers.

Kelvin sense connections for the reference high and low are included on the DAC9881. When properly used with external reference buffer op amps, these reference Kelvin sense pins ensure that the driven reference high and low voltages remain stable versus varying reference load currents. Figure 67 shows an example of a reference force and sense configuration of the DAC9881 operating from a single analog reference voltage. Both the V_{REFL} and V_{REFH} reference voltages are set to levels of 100mV from the DAC9881 supply rails, and are derived from a +5V external reference. Figure 68 illustrates the effect of not using the reference force and sense buffers to drive the DAC9881 V_{REFL} and V_{REFH} pins. Figure 69 shows the improvement when using the reference buffers. A slight degradation in INL and DNL performance is seen without the use of the force and sense buffer configuration.




Figure 67. Buffered References ($V_{REFH} = +4.900V$ and $V_{REFL} = 100mV$).




Figure 68. Linearity and Differential Linearity Error for Figure 65 without Reference Buffers




Figure 69. Linearity and Differential Linearity Error for Figure 67 with Reference Buffers



OUTPUT RANGE

The maximum output range of the DAC9881 is V_{REFL} to $(V_{REFH} - V_{REFL}) \times G$, where G is the output buffer gain set by the GAIN pin. When the GAIN pin is connected to DGND, the output buffer gain = 1. When the GAIN pin is connected to IOV_{DD} , the output buffer gain = 2. The output range must not be greater than AV_{DD} ; otherwise, output saturation occurs. The DAC9881 output transfer function is given in Equation 1:

$$V_{OUT} = \frac{V_{REFH} - V_{REFL}}{262144} \times CODE \times Buffer Gain + V_{REFL}$$
 (1)

Where:

CODE = 0 to 262143. This is the digital code loaded to the DAC.

Buffer Gain = 1 or 2 (set by the GAIN pin).

 V_{REFH} = reference high voltage applied to the device.

 V_{REFL} = reference low voltage applied to the device.

INPUT DATA FORMAT

The USB/BTC pin defines the input data format. When this pin is connected to IOV_{DD}, the input data format is straight binary, as shown in Table 1. When this pin is connected to DGND, the input data format is twos complement, as shown in Table 2.

Table 1. Output vs Straight Binary Code

USB CODE	5V RANGE	DESCRIPTION
3FFFFh	+4.99998	+Full-Scale – 1LSB
30000h	+3.75000	3/4-Scale
20000h	+2.50000	Midscale
10000h	+1.25000	1/4-Scale
00000h	0.00000	Zero-Scale

Table 2. Output vs Twos Complement Code

BTC CODE	5V RANGE	DESCRIPTION
1FFFFh	+4.99998	+Full-Scale – 1LSB
10000h	+3.75000	3/4-Scale
00000h	+2.50000	Midscale
3FFFFh	+2.49998	Midscale – 1LSB
30000h	+1.25000	1/4-Scale
20000h	0.00000	Zero-Scale

POWER DOWN

The DAC9881 has a hardware power-down function. When the PDN pin is high, the device is in power-down mode. When the device is in power-down, the V_{OUT} pin is connected to ground through an internal $10k\Omega$ resistor, but the contents of the input register and the DAC latch do not change and SPI communication remains active. When the PDN pin returns low, the device returns to normal operation.

HARDWARE RESET

When the \overline{RST} pin is low, the device is in hardware reset mode, and the input register and DAC latch are set to the value defined by the RSTSEL pin. After \overline{RST} goes high, the device is in normal operating mode, and the input register and DAC latch maintain the reset value until new data are written.

www.ti.com

POWER-ON RESET

The DAC9881 has a power-on reset function. After power-on, the value of the input register, the DAC latch, and the output from the V_{OUT} pin are set to the value defined by the RSTSEL pin.

PROGRAM RESET VALUE

After a power-on reset or a hardware reset, the output voltage from the V_{OUT} pin and the values of the input register and DAC latch are determined by the status of the RSTSEL pin and the input data format, as shown in Table 3.

Table 3. Reset Value

RSTSEL PIN	USB/BTC PIN	INPUT FORMAT	V _{out}	VALUE OF INPUT REGISTER AND DAC LATCH
DGND	IOV _{DD}	Straight Binary	0	00000h
IOV _{DD}	IOV _{DD}	Straight Binary	Midscale	20000h
DGND	DGND	Twos Complement	Midscale	00000h
IOV _{DD}	DGND	Twos Complement	0	20000h

SERIAL INTERFACE

The DAC9881 is controlled by a versatile three-wire serial interface that operates at clock rates of up to 50MHz and is compatible with SPI, QSPI™, MICROWIRE™, and DSP interface standards.

Input Shift Register

Data are loaded into the device as a 24-bit word under the control of the serial clock input, SCLK. The timing diagrams for this operation are shown in the *Timing Diagram* section.

The $\overline{\text{CS}}$ input is a level-triggered input that acts as a frame synchronization signal and chip enable. Data can be transferred into the device only while $\overline{\text{CS}}$ is low. When $\overline{\text{CS}}$ is high, the SCLK and SDI signals are blocked out, and SDO is in high-Z status. To start the serial data transfer, $\overline{\text{CS}}$ should be taken low, observing the minimum delay from $\overline{\text{CS}}$ falling edge to SCLK rising edge, t_2 . After $\overline{\text{CS}}$ goes low, serial input data from SDI are clocked into the device input shift register on the rising edges of SCLK for 24 or more clock pulses. If a frame contains less than 24 bits of data, the frame is invalid. Invalid input data are not written into the input register and DAC, although the input register and DAC will continue to hold data from the preceding valid data cycle. If more than 24 bits of data are transmitted in one frame, the last 24 bits are written into the shift register and DAC. $\overline{\text{CS}}$ may be taken high after the rising edge of the 24th SCLK pulse, observing the minimum SCLK rising edge to $\overline{\text{CS}}$ rising edge time, t_7 . The contents of the shift register are transferred into the input register on the rising edge of $\overline{\text{CS}}$. When data have been transferred into the input register of the DAC, the corresponding DAC register and DAC output can be updated by taking the $\overline{\text{LDAC}}$ pin low. Table 4 shows the input shift register data word format. D17 is the MSB of the 18-bit DAC data.

Table 4. Input Shift Register Data Word Format

ı	віт	B23	B22	B21	B20	B19	B18	B17 (MSB)	B16	B15	B14	B13	B12	B11	B10	В9	B8	B7	В6	B5	B4	В3	B2	B1	B0 (LSB)
D	ATA	X ⁽¹⁾	Χ	Χ	Χ	Χ	Χ	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

(1) X = don't care.

Stand-Alone Mode

When the SDOSEL pin is tied to IOV_{DD} , the interface is in Stand-Alone mode. This mode provides serial readback for diagnostic purposes. The new input data (24 bits) are clocked into the device shift register and the existing data in the input register (24 bits) are shifted out from the SDO pin. If more than 24 SCLKs are clocked when \overline{CS} is low, the contents of the input register are shifted out from the SDO pin, followed by zeroes; the last 24 bits of input data remain in the shift register. If less than 24 SCLKs are clocked while \overline{CS} is low, the data from the SDO pin are part of the data in the input register and must be ignored. Refer to Figure 2 for further details.

Daisy-Chain Mode

When the SDOSEL pin is tied to GND, the interface is in Daisy-Chain mode. For systems that contain several DACs, the SDO pin may be used to daisy-chain several devices together.

Copyright © 2008, Texas Instruments Incorporated



In Daisy-Chain mode, SCLK is continuously applied to the input shift register while \overline{CS} is low. If more than 24 clock pulses are applied, the data ripple out of the shift register and appear on the SDO line. These data are clocked out on the falling edge of SCLK and are valid on the rising edge. By connecting this line to the SDI input on the next DAC in the chain, a multi-DAC interface is constructed. 24 clock pulses are required for each DAC in the chain. Therefore, the total number of clock cycles must be equal to (24 x N), where N is the total number of devices in the chain. When the serial transfer to all devices is complete, \overline{CS} should be taken high. This action prevents any further data from being clocked into the input shift register. The contents in the shift registers are transferred into the relevant input registers on the rising edge of the \overline{CS} signal.

A continuous SCLK source may be used if \overline{CS} can be held low for the correct number of clock cycles. Alternatively, a burst clock containing the exact number of clock cycles can be used and \overline{CS} can be taken high some time later. When the transfer to all input registers is complete, a common \overline{LDAC} signal updates all DAC registers, and all analog outputs update simultaneously.

DOUBLE-BUFFERED INTERFACE

The DAC9881 has a double-buffered interface consisting of two register banks: the input register and the DAC latch. The input register is connected directly to the input shift register and the digital code is transferred to the input register upon completion of a valid write sequence. The DAC latch contains the digital code used by the resistor R-2R ladder. The contents of the DAC latch defines the output from the DAC.

Access to the DAC latch is controlled by the $\overline{\text{LDAC}}$ pin. When $\overline{\text{LDAC}}$ is high, the DAC latch is latched and the input register can change state without affecting the contents of the DAC latch. When $\overline{\text{LDAC}}$ is low, however, the DAC latch becomes transparent and the contents of the input register is transferred to the DAC register.

Load DAC Pin (LDAC)

LDAC transfers data from the input register to the DAC latch (and, therefore, updates the DAC output). The contents of the DAC latch (and the output from DAC) can be changed in two ways, depending on the status of LDAC.

Synchronous Mode

When LDAC is tied low, the DAC latch updates as soon as new data are transferred into the input register after the rising edge of CS.

Asynchronous Mode

When $\overline{\text{LDAC}}$ is high, the DAC latch is latched. The DAC latch (and DAC output) is not updated at the same time that the input register is written to. When $\overline{\text{LDAC}}$ goes low, the DAC latch updates with the contents of the input register.

1.8V TO 5V LOGIC INTERFACE

All digital input and output pins are compatible with any logic supply voltage between 1.8V and 5V. Connect the interface logic supply voltage to the IOV_{DD} pin. Although timing is specified down to 2.7V (see the *Timing Characteristics*), IOV_{DD} can operate as low as 1.8V, but with degraded timing and temperature performance. For the lowest power consumption, logic V_{IL} levels should be as close as possible to IOV_{DD} , and logic V_{IL} levels should be as close as possible to GND.

POWER-SUPPLY SEQUENCE

For the device to work properly, IOVDD must not come up before AV_{DD} , and the reference voltage must come up after the AV_{DD} supply. Additionally, because the DAC input shift register is not reset during a power-on reset or hardware reset, the \overline{CS} pin must not be unintentionally asserted during power-up of the device. To avoid improper power-up, it is recommended that the \overline{CS} and \overline{LDAC} pins be connected to IOV_{DD} through pull-up resistors. To ensure that the electrostatic discharge (ESD) protection circuitry of this device is not activated, all other digital pins must be held at ground potential until IOV_{DD} is applied.

30



APPLICATION INFORMATION

BIPOLAR OPERATION USING THE DAC9881

The DAC9881 is designed for single-supply operation; however, a bipolar output is also possible using the circuit shown in Figure 70. This circuit gives a bipolar output voltage of V_{BIP} . When GAIN = 1, V_{BIP} can be calculated using Equation 2:

$$V_{BIP}(CODE) = \left[1 + \frac{R_3}{R_2} + \frac{R_3}{R_1}\right] \times \left[\frac{CODE}{262144} - \frac{R_3}{R_1}\right] \times V_{REF}$$
(2)

Where:

 $V_{BIP}(CODE)$ = bipolar output voltage versus CODE from the OPA211.

CODE = 0 to 262143. This is the digital code loaded to the DAC.

 V_{REF} = reference high voltage applied to the DAC9881.

By first choosing a value for resistor R_3 , R_1 and R_2 can be determined by Equation 3 and Equation 4, respectively:

$$R_1 = \frac{V_{REF}}{V_{BIP}} \times R_3 \tag{3}$$

$$R_2 = \frac{V_{REF} \times R_3}{V_{BIP} - V_{REF}} \tag{4}$$

Where:

V_{BIP}= peak desired output voltage for bipolar output.


 V_{RFF} = reference high voltage applied to the DAC9881. NOTE: $V_{RIP} \ge V_{RFF}$.

R₃ = OPA211 feedback resistor chosen by user.

Note that R₂ is not required in the circuit of Figure 70 for bipolar output voltage ranges equal to ±V_{REF}.

Using the previous equations, and with V_{REF} = 5V and R_3 set to $10k\Omega$, a ±8V output span can be achieved with R_1 calculated to be $6.25k\Omega$ and R_2 to be $16.67k\Omega$.

Similarly, a near ± 15 V rail-to-rail output can be achieved with R₁ calculated to be 3.33k Ω and R₂ calculated to be 5k Ω .



NOTE: Some pins omitted for clarity.

Figure 70. Bipolar Operation Using the DAC9881





.com 13-Nov-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
DAC9881SBRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC9881SBRGERG4	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC9881SBRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC9881SBRGETG4	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC9881SRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC9881SRGERG4	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC9881SRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC9881SRGETG4	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC9881SBRGER	VQFN	RGE	24	3000	330.0	12.4	4.3	4.3	1.5	8.0	12.0	Q2
DAC9881SBRGET	VQFN	RGE	24	250	330.0	12.4	4.3	4.3	1.5	8.0	12.0	Q2
DAC9881SRGER	VQFN	RGE	24	3000	330.0	12.4	4.3	4.3	1.5	8.0	12.0	Q2
DAC9881SRGET	VQFN	RGE	24	250	330.0	12.4	4.3	4.3	1.5	8.0	12.0	Q2





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DAC9881SBRGER	VQFN	RGE	24	3000	340.5	333.0	20.6	
DAC9881SBRGET	VQFN	RGE	24	250	340.5	333.0	20.6	
DAC9881SRGER	VQFN	RGE	24	3000	340.5	333.0	20.6	
DAC9881SRGET	VQFN	RGE	24	250	340.5	333.0	20.6	



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-Leads (QFN) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.

See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-220.



THERMAL PAD MECHANICAL DATA




RGE (S-PVQFN-N24)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Exposed Thermal Pad Dimensions

NOTES:

- 1) All linear dimensions are in millimeters
- 2) The Pin 1 Identification mark is an optional feature that may be present on some devices In addition, this Pin 1 feature if present is electrically connected to the center thermal pad and therefore should be considered when routing the board layout.

RGE (S-PVQFN-N24)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated