

TENTATIVE

TOSHIBA BIPOLAR LINEAR INTEGRATED CIRCUIT SILICON MONOLITHIC

TA8772AN

PAL / SECAM / NTSC BASE BAND 1H DELAY SYSTEM FOR COLOR TV OR VCR

The TA8772AN has two chips, a bipolar chip and a CCD chip, in a package.

CCD chip consist of two delaylines which operate to delay R-Y and B-Y signal. Bipolar chip operate to control the signals which is processed by CCD stage.

FEATURES

Bipolar stage


- AGC circuit (For correcting output level)
- L.P.F. (For reducing CCD clock)
- DC clamp circuit (For reducing the difference of DC level between delay signal and direct signal.)
- Mode SW (For control output signal by PAL, NTSC or SECAM ident)
- 225fH VCO circuit (For making CCD clock)

CCD stage

- CCD drive circuit
- Sample & Hold circuit
- Input bias circuit
- Synctip clamp circuit (This device's dynamic range bear no relation to change of APL on adopt this circuit)
- Delay time of 1H consist of supply 225fH clock.

TOTAL

- This device can operate by the smallest external parts because of include CCD drive circuit, bias generator circuit and output amplifier for support CCD circuit.




Weight: 1.99g (Typ.)

000707EBA1











- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

BLOCK DIAGRAM



TERMINAL FUNCTION

PIN No.	PIN NAME	FUNCTION	INTERFACE CIRCUIT	TERMINAL SIGNAL
1	R-Y Clamp Det.	This is a terminal for detecting DC clamp level of R-Y signal.		DC 4.5V
28	B-Y Clamp Det.	This is a terminal for detecting DC clamp level of R-Y signal.		
2	R-Y to CCD	This is output terminal of R-Y signal. This terminal connects to pin 15 of CCD circuit.		<p>160mV_{p-p} A : 4.30V B : 4.55V</p>
3	B-Y to CCD	This is output terminal of B-Y signal. This terminal connects to pin 13 of CCD circuit.		<p>180mV_{p-p} A : 4.30V B : 4.55V</p>
4	R-Y AGC Det.	This is terminal for detecting AGC.		DC 3.9V
8	B-Y AGC Det.	This is terminal for detecting AGC.		
5	V _{CC}	This is power supply terminal for supplying 9V (Typ.) to bipolar circuit.	—	—
6	Filter Adj.	This terminal is connected to GND via 10kΩ, This is terminal for adjusting internal filter.		DC 1.3V

PIN No.	PIN NAME	FUNCTION	INTERFACE CIRCUIT	TERMINAL SIGNAL
7	S.C.P. In	This is input terminal for S.C.P.		 <p> A : 7.80V B : 4.45V C : 0.40V </p>
9	PLL Det.	This terminal outputs result of phase comparison between internal VCO and horizontal input signal.		DC 4.2V
10	Clock	This terminal outputs clock pulse which is used by CCD circuit.		 <p> 0.4V_{p-p} DC 2.3V </p>
11	Clock In	This terminal receives clock pulse for CCD circuit.		 <p> 0.4V_{p-p} DC 2.3V </p>
12	V _{SS}	This terminal is V _{SS} terminal for CCD circuit. Connect this terminal to GND.	—	—
13	V _{IN1}	This is input terminal of B-Y signal for CCD circuit		 <p> 180mV_{p-p} A : 2.50V B : 2.25V </p>
15	V _{IN2}	This is input terminal of B-Y signal for CCD circuit		 <p> 160mV_{p-p} A : 2.50V B : 2.25V </p>

PIN No.	PIN NAME	FUNCTION	INTERFACE CIRCUIT	TERMINAL SIGNAL
14	V _{DD}	This terminal is power supply terminal for supplying 5V (Typ.) to CCD circuit.	—	—
16	V _{OUT2}	This terminal outputs delayed signal of R-Y.		<p>230mV_{p-p} A : 3.50V B : 3.15V</p>
19	V _{OUT1}	This terminal outputs delayed signal of B-Y.		<p>270mV_{p-p} A : 3.50V B : 3.15V</p>
17	V _{OB2}	This terminal controls output DC level of pin 16.		DC 1.5V
18	V _{OB1}	This terminal controls output DC level of pin 19.		
20	V _{GG}	This terminal is applied V _{CC} ×2 voltage by internal voltage booster.	—	DC 10.5V
21	GND	This terminal is GND terminal for bipolar circuit.	—	—
22	R-Y from CCD	This is input terminal of delayed R-Y signal.		<p>230mV_{p-p} A : 4.50V B : 4.15V</p>
23	B-Y from CCD	This is input terminal of delayed B-Y signal.		<p>270mV_{p-p} A : 4.50V B : 4.15V</p>

PIN No.	PIN NAME	FUNCTION	INTERFACE CIRCUIT	TERMINAL SIGNAL
24	MODE SW ₁	<p>This terminal controls the gain of internal circuit for PAL, SECAM or NTSC.</p> <p>Threshold level is 6V (Typ.).</p>		<p>DC</p> <p>PAL :8.3V</p> <p>SECAM :4.6V</p> <p>NTSC :0.0V</p>
25	MODE SW ₂	<p>This terminal controls sw of calculator for delayed signal and direct signal.</p> <p>Threshold level is 3V (Typ.).</p>		<p>DC</p> <p>PAL :8.3V</p> <p>SECAM :4.6V</p> <p>NTSC :0.0V</p>
26	B-Y In	This is input terminal of B-Y signal.		<p>350mV_{p-p}</p> <p>DC : 5.25 V</p>
27	R-Y In	This is input terminal of R-Y signal.		<p>320mV_{p-p}</p> <p>DC : 5.25 V</p>
29	B-Y Out	This is output terminal of B-Y signal.		<p>350mV_{p-p}</p> <p>DC : 4.55 V</p>
30	R-Y Out	This is output terminal of R-Y signal.		<p>320mV_{p-p}</p> <p>DC : 4.55 V</p>

MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Power Supply Voltage	V _{CC} / V _{DD}	12 / 6	V
Power Dissipation	P _D (Note)	1.6	W
Operating Temperature	T _{opr}	-20~65	°C
Storage Temperature	T _{stg}	-55~150	°C
Input Signal Voltage	e _{in}	0.8	V _{p-p}
Terminal Voltage	V _{in} / CCD	GND - 0.3~V _{CC} + 0.3 / GND - 0.3~V _{DD} + 0.3	V

Note: When using the device at above Ta = 25°C, decrease the power dissipation by 12.8mW for each increase of 1°C.

RECOMMENDED OPERATING CONDITION

PIN No.	PIN NAME	MIN	TYP.	MAX	UNIT
5	V _{CC} (Bip.)	8.1	9.0	9.9	V
14	V _{DD} (CCD)	4.75	5.0	5.25	V

ELECTRICAL CHARACTERISTICS

DC characteristics

Bipolar electrical characteristics (Unless otherwise specified, V_{CC} = 9V, Ta = 25°C)

CHARACTERISTIC		SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Power Supply Current		I _{CC}	—	(Note B1)	17.7	25.0	32.3	mA
Terminal Voltage	Pin 1	V ₁	—	(Note B2)	3.95	4.50	5.05	V
	Pin 2	V ₂		(Note B2)	4.28	4.50	4.72	
	Pin 3	V ₃		(Note B2)	4.28	4.50	4.72	
	Pin 4	V ₄		(Note B3)	2.85	4.50	6.15	
	Pin 6	V ₆		(Note B4)	1.157	1.300	1.443	
	Pin 8	V ₈		(Note B3)	2.85	4.50	6.15	
	Pin 9	V ₉		(Note B4)	1.82	2.15	2.48	
	Pin 10	V ₁₀		(Note B4)	1.82	2.15	2.48	
	Pin 22	V ₂₂		(Note B5)	4.28	4.50	4.72	
	Pin 23	V ₂₃		(Note B5)	4.28	4.50	4.72	
	Pin 26	V ₂₆		(Note B2)	4.98	5.20	5.42	
	Pin 27	V ₂₇		(Note B2)	4.98	5.20	5.42	
	Pin 28	V ₂₈		(Note B2)	3.95	4.50	5.05	
	Pin 29	V ₂₉		(Note B6)	4.28	4.50	4.72	
	Pin 29 Difference	dV ₂₉		(Note B6)	-0.005	0	0.005	
	Pin 30	V ₃₀		(Note B7)	4.28	4.50	4.72	
	Pin 30 Difference	dV ₃₀		(Note B7)	-0.005	0	0.005	

CCD DC electrical characteristics (Unless otherwise specified, $V_{DD} = 5V$, $T_a = 25^\circ C$)

CHARACTERISTIC		SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Power Supply Current		I_{CC}	—	(Note C1)	4.0	12.0	24.0	mA
Terminal Voltage	Pin 11	V_{11}	—	(Note C2)	1.8	2.5	3.3	V
	Pin 13	V_{13}		(Note C2)	1.4	2.4	3.4	
	Pin 15	V_{15}		(Note C2)	1.4	2.4	3.4	
	Pin 16	V_{16}		(Note C2)	2.4	3.1	4.1	
	Pin 17	V_{17}		(Note C2)	0.5	1.3	2.1	
	Pin 18	V_{18}		(Note C2)	0.5	1.3	2.1	
	Pin 19	V_{19}		(Note C2)	2.4	3.1	4.1	
	Pin 20	V_{20}		(Note C2)	9.0	10.5	12.0	

AC characteristics**Bipolar electrical characteristics (Unless otherwise specified, $V_{CC} = 9V$, $T_a = 25^\circ C$)**

CHARACTERISTIC		SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Input Dynamic Range	B-Y in (26)	DR_1	1	(Note B8)	1.3	1.4	1.5	V_{p-p}
	R-Y in (27)	DR_2		(Note B9)	1.3	1.4	1.5	
Linearity	B-Y in (26)	L_{ty1}	1	(Note B10)	-2.0	0.0	2.0	%
	R-Y in (27)	L_{ty2}		(Note B11)	-2.0	0.0	2.0	
Output Level	pin 2	V_{o1}	1	(Note B12)	0.39	0.40	0.41	V_{p-p}
	pin 3	V_{o2}		(Note B13)	0.39	0.40	0.41	
Pulse Insert Level	pin 2	P_{IL1}	1	(Note B14)	0.225	0.25	0.275	V
	pin 3	P_{IL2}		(Note B15)	0.225	0.25	0.275	
RP Pulse Delay Time		R_{PD}	1	(Note B16)	0.00	0.70	1.00	μs
L.P.F. f_0 (1)		F_{f01}	1	(Note B17)	1.50	1.60	1.70	MHz
L.P.F. f_0 (2)		F_{f02}	1	(Note B18)	1.50	1.60	1.70	MHz
TRAP f_0 (1)		T_{f01}	1	(Note B19)	3.20	3.40	3.55	MHz
TRAP f_0 (2)		T_{f02}	1	(Note B20)	3.20	3.40	3.55	MHz
TRAP Attenuation Value 1		T_{at1}	1	(Note B21)	—	-40	-30	dB
TRAP Attenuation Value 2		T_{at2}	1	(Note B22)	—	-40	-30	dB
Input Impedance	Pin 22	Z_{i1}	1	(Note B23)	34.0	50.5	67.0	k Ω
	Pin 23	Z_{i2}		(Note B24)	34.0	50.5	67.0	
SW_1 Threshold Voltage		V_{th1}	1	(Note B25)	5.9	6.0	6.1	V
SW_2 Threshold Voltage		V_{th2}	1	(Note B26)	2.9	3.0	3.1	V
VCO Center Frequency		f_{cen}	1	(Note B27)	2.45	3.50	4.60	MHz
VCO Max Oscillation Frequency		f_{max}	1	(Note B28)	3.75	4.80	6.00	MHz
VCO Min Oscillation Frequency		f_{min}	1	(Note B29)	1.00	2.20	3.30	MHz

CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
VCO Freq. Control Sensitivity	f_{sen}	1	(Note B30)	1.40	1.80	2.30	kHz / V
APC Pull in Range (+)	F_{pp}	1	(Note B31)	4.6	5.3	—	kHz
APC Pull in Range (-)	F_{pm}	1	(Note B32)	-4.6	-5.3	—	kHz
VCO Output Level	FL_{ev}	1	(Note B33)	0.22	0.35	0.45	V_{p-p}
AGC Max Gain	G_{max}	1	(Note B34)	6.5	7.5	9.5	dB
AGC Min Gain	G_{min}	1	(Note B35)	-5.5	-3.5	-2.5	dB
AGC Knee Level (+)	G_{k+}	1	(Note B36)	5.5	6.5	—	dB
AGC Knee Level (-)	G_{k-}	1	(Note B37)	—	-6.5	-5.5	dB
CLAMP DET (+)	C_{d+}	1	(Note B38)	-10	0	10	mV
CLAMP DET (-)	C_{d-}	1	(Note B39)	-10	0	10	mV
HP PULSE Threshold Voltage	HP_{th}	1	(Note B40)	3.3	3.5	3.7	V
GP PULSE Threshold Voltage	GP_{th}	1	(Note B41)	6.8	7.0	7.2	V


CCD electrical characteristics (Unless otherwise specified, $V_{DD} = 5V$, $T_a = 25^\circ C$)

CHARACTERISTIC		SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Input-Output Gain (*)	V_{OUT1} / V_{IN1}	G_1	—	(Note C3)	1.8	4.0	6.2	dB
	V_{OUT2} / V_{IN2}	G_2		(Note C3)	1.8	4.0	6.2	
Freq. Characteristic (*)	Pin 19	f_{ch1}	—	(Note C4)	-3.0	-2.0	-1.0	dB
	Pin 16	f_{ch2}		(Note C4)	-3.0	-2.0	-1.0	
Output Impedance (*)	Pin 19	Z_{o1}	—	(Note C5)	150	300	450	Ω
	Pin 16	Z_{o2}		(Note C5)	150	300	450	
Linearity	REF Pulse Level	Pin 19	—	(Note C6)	120	125	130	%
		Pin 16		(Note C6)	120	125	130	
	LOW Pulse Level	Pin 19		(Note C6)	95	100	105	
		Pin 16		(Note C6)	95	100	105	
	HIGH Level	Pin 19		(Note C6)	95	100	105	
		Pin 16		(Note C6)	95	100	105	
Clock LeakageLevel	Pin 19	L_{CLK1}	—	(Note C7)	—	—	70.0	mV _{rms}
	Pin 16	L_{CHK2}		(Note C7)	—	—	70.0	

*: It is necessary that external bias voltage is added to input circuit when sine-wave is inputted. Please control external bias voltage so that input terminal voltage is 0.2V higher than no signal level.

TEST CONDITION

- Note: GP PULSE ON : Firstly, Apply SAND CASTLE PULSE to pin 7.
Then, Apply the voltage equal to GATE-PULSE level to pin 7.
- RP PULSE ON : Firstly, Apply SAND CASTLE PULSE to pin 7.
Then, Apply the voltage equal to H-PULSE level to pin 7.
- PULSE OFF : Firstly, Apply SAND CASTLE PULSE to pin 7. Then, Apply the voltage equal to LOW level to pin 7.



Note B1: Power Supply Current.

- (1) Pin 7 : Pulse OFF.
- (2) Measure the current that flow into IC.

Note B2: Pin 1~3, 26~28 Terminal Voltage.

- (1) Pin 7 : GP Pulse ON.
- (2) Measure the voltage of each terminals.

Note B3: Pin 4, 8 Terminal Voltage.

- (1) Pin 7 : RP Pulse ON.
- (2) Measure the voltage of each terminals.

Note B4: Pin 6, 9, 10 Terminal Voltage.

- (1) Pin 7 : Pulse OFF.
- (2) Measure the voltage of each terminals.

Note B5: Pin 22, 23 Terminal Voltage.

- (1) Pin 7 : OPEN.
- (2) Measure the voltage of each terminals.

Note B6: Pin 29 Terminal Voltage and Change.

- (1) Pin7 : GP Pulse ON.
- (2) Apply 0V to pin 24 (SW₂ on).
- (3) Apply 0V to pin 25 (SW₁ on).
- (4) Measure the voltage pin 29 (V₂₉).
- (5) Apply 0V to pin 24 (SW₂ on).
- (6) Apply 9V to pin 25 (SW₂ off).
- (7) Measure the voltage pin 29 (V_{29a}).
- (8) The voltage of pin 29 is V₂₉.
- (9) The voltage change at pin 29 is V₂₉ – V_{29a}.

Note B7: Pin 30 terminal voltage and change.

- (1) Pin 7 : GP Pulse ON.
- (2) Apply 0V to pin 24 (SW₂ on).
- (3) Apply 0V to pin 25 (SW₁ on).
- (4) Measure the voltage pin 30 (V₃₀).
- (5) Apply 0V to pin 24 (SW₂ on).
- (6) Apply 9V to pin 25 (SW₂ off).
- (7) Measure the voltage pin 30 (V_{30a}).
- (8) The voltage of pin 29 is V₃₀.
- (9) The voltage change at pin 30 is V₃₀ – V_{30a}.

Note B8: Pin 26 Input Dynamic Range.

- (1) Pin 7 : Pulse OFF.
- (2) Apply 100kHz sin curve signal to pin 26 with, 5.2V bias.
- (3) Observe pin 3 with spectrum analyzer measure input signal amplitude when 3rd harmonic is -40dB against fundamental wave.

Note B9: Pin 27 Input Dynamic Range.

- (1) Pin 7 : Pulse OFF.
- (2) Apply 100kHz sin curve signal to pin 27 with, 5.2V bias.
- (3) Observe pin 2 with spectrum analyzer measure input signal amplitude when 3rd harmonic is -40dB against fundamental wave.

Note B10: Pin 26 Linearity

- (1) Pin 7 : Pulse OFF.
- (2) Measure $V_{3a} - V_{3f}$ at condition mentioned in below table.

Applied voltage to pin 26	4.70V	5.00V	5.05V	5.35V	5.50V	5.80V
Measured voltage at pin 3	V_{3a}	V_{3b}	V_{3c}	V_{3d}	V_{3e}	V_{3f}

(3) Calculate followings.

- 1) Get the slopes.
 $G_1 = (V_{3b} - V_{3a}) \div 0.3$
 $G_2 = (V_{3d} - V_{3c}) \div 0.3$
 $G_3 = (V_{3f} - V_{3e}) \div 0.3$
- 2) Get the linearities.
 $LN1 = 100 \times (G_1 - G_2) \div G_2$
 $LN2 = 100 \times (G_2 - G_3) \div G_3$
 $LN3 = 100 \times (G_3 - G_1) \div G_1$

Note B11: Pin 27 Linearity.

- (1) Pin 7 : Pulse OFF.
- (2) Measure $V_{2a} - V_{2f}$ at condition mentioned in below table.

Applied voltage to pin 27	4.70V	5.00V	5.05V	5.35V	5.50V	5.80V
Measured voltage at pin 2	V_{2a}	V_{2b}	V_{2c}	V_{2d}	V_{2e}	V_{2f}

(3) Calculate followings.

- 1) Get the slopes.
 $G_1 = (V_{2b} - V_{2a}) \div 0.3$
 $G_2 = (V_{2d} - V_{2c}) \div 0.3$
 $G_3 = (V_{2f} - V_{2e}) \div 0.3$
- 2) Get the linearities.
 $LN1 = 100 \times (G_1 - G_2) \div G_2$
 $LN2 = 100 \times (G_2 - G_3) \div G_3$
 $LN3 = 100 \times (G_3 - G_1) \div G_1$

Note B12: Pin 2 Output Level.

- (1) Pin 7 : Pulse OFF.
- (2) Apply 100kHz, 0.8V_{p-p}, sine signal to pin 27 with, 5.2V bias.
- (3) Measure the output level of pin 2.

Note B13: Pin 3 Output Level.

- (1) Pin 7 : Pulse OFF.
- (2) Apply 100kHz, 0.8V_{p-p}, sine signal to pin 26 with, 5.2V bias.
- (3) Measure the output level of pin 3.

Note B14: Pin 2 Pulse Ins. Level.

- (1) Pin 7 : Input Sand Castle Pulse.
- (2) Observe pin 2, Measure amplitude of pulse.

Note B15: Pin 3 Pulse Ins. Level.

- (1) Pin 7 : Input Sand Castle Pulse.
- (2) Observe pin 3, Measure amplitude of pulse.

Note B16: RP Pulse Delay Time.

- (1) Pin 7 : Input Sand Castle Pulse.
- (2) Observe pin 7 and 3, Measure the period from leading at edge at pin 7 to trailing edge at pin 3.

Note B17: L.P.F. f_0 (1)

- (1) Pin 7 : Input Sand Castle Pulse.
- (2) Apply 2.0V to pin 8.
- (3) Apply 4.5V to pin 28.
- (4) Pin 24 : OPEN.
- (5) Apply 9.0V to pin 25.
- (6) Input 0.8V_{p-p} sin wave signal to pin 23, Measure frequency response at pin 29.
 Note: Get the frequency when amplitude is -3dB against amplitude at 100kHz.

Note B18: L.P.F. f_0 (2)

- (1) Pin 7 : Input Sand Castle Pulse.
- (2) Apply 4.5V to pin 1.
- (3) Apply 2.0V to pin 4.
- (4) Pin 24 : OPEN.
- (5) Apply 9.0V to pin 25.
- (6) Input 0.8V_{p-p} sin wave signal to pin 23, Measure frequency response at pin 30.
Note: Get the frequency when amplitude is -3dB against amplitude at 100kHz.

Note B19: TRAP f_0 (1)

- (1) Pin 7 : Input Sand Castle Pulse.
- (2) Apply 2.0V to pin 8.
- (3) Apply 4.5V to pin 28.
- (4) Pin 24 : OPEN.
- (5) Apply 9.0V to pin 25.
- (6) Input 0.8V_{p-p} sin wave signal to pin 23, Measure frequency response at pin 29.
Note: Get the frequency at the TRAP.

Note B20: TRAP f_0 (2)

- (1) Pin 7 : Input Sand Castle Pulse.
- (2) Apply 4.5V to pin 1.
- (3) Apply 2.0V to pin 4.
- (4) Pin 24 : OPEN.
- (5) Apply 9.0V to pin 25.
- (6) Input 0.8V_{p-p} sin wave signal to pin 22, Measure frequency response at pin 30.
Note: Get the frequency at the TRAP.

Note B21: TRAP Attenuation Value (1).

- (1) Pin 7 : Input Sand Castle Pulse.
- (2) Apply 2.0V to pin 8.
- (3) Apply 4.5V to pin 28.
- (4) Pin 24 : OPEN.
- (5) Apply 9.0V to pin 25.
- (6) Input 0.8V_{p-p} sin wave signal to pin 23, Measure frequency response at pin 29.
Note: Get the level at 3.54MHz against level at 100kHz.

Note B22: TRAP Attenuation (2)

- (1) Pin 7 : Input Sand Castle Pulse.
- (2) Apply 4.5V to pin 1.
- (3) Apply 2.0V to pin 4.
- (4) Pin 24 : OPEN.
- (5) Apply 9.0V to pin 25.
- (6) Input 0.8V_{p-p} sin wave signal to pin 22, Measure frequency response at pin 30.
Note: Get the level at 3.54MHz against level at 100kHz.

Note B23: Pin 22 Impedance.

- (1) Apply 4.6V to pin 22.
- (2) Measure the current that flows into pin 22. (I_{22a})
- (3) Apply 5.0V to pin 22.
- (4) Measure the current that flows into pin 22. (I_{22b})
- (5) Calculate impedance. $400 / (I_{22b} - I_{22a})$

Note B24: Pin 23 Impedance.

- (1) Apply 4.6V to pin 23.
- (2) Measure the current that flows into pin 23. (I_{23a})
- (3) Apply 5.0V to pin 23.
- (4) Measure the current that flows into pin 23. (I_{23b})
- (5) Calculate impedance. $400 / (I_{23b} - I_{23a})$

Note B25: SW₁ Threshold Voltage.

- (1) Pin 7 : Pulse OFF.
- (2) Pin 25 : OPEN.
- (3) Input 100kHz, 0.8V_{p-p}, sine wave to pin 26 with, 5.2V bias.
- (4) Connect external voltage supply to pin 24 observe pin 29 with changing supply voltage, Measure the voltage of when output level is changed supply voltage to pin 24.

Note B26: SW₂ Threshold Voltage.

- (1) Pin 7 : Pulse OFF.
- (2) Pin 24 : OPEN.
- (3) Input 100kHz, 0.8V_{p-p}, sine wave to pin 23.
- (4) Apply 4.5V to pin 28.
- (5) Apply 4.5V to pin 8.
- (6) Connect external voltage supply to pin 25 observe pin 29 with changing supply voltage, Measure the voltage of when the signal appear at pin 29.

Note B27: VCO Free-run Frequency.

- (1) Pin 7 : Pulse OFF.
- (2) Measure the frequency of output signal at pin 10.

Note B28: VCO Max. Frequency.

- (1) Pin 7 : Pulse OFF.
- (2) Apply 3.0V to pin 9.
- (3) Measure the frequency of output signal at pin 10.

Note B29: VCO Min. Frequency.

- (1) Pin 7 : Pulse OFF.
- (2) Apply 3.0V to pin 9.
- (3) Measure the frequency of output signal at pin 10.

Note B30: Frequency Control Sensitivity.

- (1) Pin 7 : Pulse OFF.
- (2) Apply 4.2V to pin 9. (f_{10a})
- (3) Measure the frequency of output signal at pin 10.
- (4) Apply 4.8V to pin 9. (f_{10b})
- (5) Measure the frequency of output signal at pin 10.
- (6) Calculate frequency control sensitivity. $(f_{10b} - f_{10a}) / 0.6$

Note B31: APC Pull-in Range (+)

- (1) Input 0.3V, 15.734kHz, 10μs pulse to pin 7.
- (2) Observe pin 9 contain AFC is locked.
- (3) Increase input frequency due to unlock APC. Then decrease input frequency measure the input frequency when APC is locked again. (f_{7a})
- (4) Calculate pull-in frequency. ($f_{7a} - 15.734\text{kHz}$)

Note B32: APC Pull-in Range (-)

- (1) Input 0.3V, 15.734kHz, 10μs pulse to pin 7.
- (2) Observe pin 9 contain AFC is locked.
- (3) Increase input frequency due to unlock APC. Then decrease input frequency measure the input frequency when APC is locked again. (f_{7b})
- (4) Calculate pull-in frequency. ($f_{7b} - 15.734\text{kHz}$)

Note B33: VCO Output Level.

- (1) Input Sand Castle Pulse to pin 7.
- (2) Measure amplitude of output signal at pin 10.

Note B34: AGC Max. Gain.

- (1) Input Sand Castle Pulse to pin 7.
- (2) Pin 24 : OPEN.
- (3) Apply 9.0V to pin 25.
- (4) Apply 2.0V to pin 8.
- (5) Input 100kHz, sine wave signal, which is synchronized with f_H , to pin 23.
- (6) Observe pin 29, Measure input signal amplitude. At pin 23 when output signal amplitude is 0.8V_{p-p} at pin 29. (V_{23a})
- (7) Calculate gain. $G = 20\log (0.8 / V_{23a})$

Note B35: AGC Min. Gain.

- (1) Input Sand Castle Pulse to pin 7.
- (2) Pin 24 : OPEN.
- (3) Apply 9.0V to pin 25.
- (4) Apply 7.0V to pin 8.
- (5) Input 100kHz, sine wave signal, which is synchronized with f_H , to pin 23.
- (6) Observe pin 29, Measure input signal amplitude. At pin 23 when output signal amplitude is 0.8V_{p-p} at pin 29. (V_{23b})
- (7) Calculate gain. $G = 20\log (0.8 / V_{23b})$

Note B36: AGC Knee Level (+)

- (1) Input Sand Castle Pulse to pin 7.
- (2) Apply 9.0V to pin 24.
- (3) Apply 9.0V to pin 25.
- (4) Input 100kHz, sine wave signal, which is synchronized with f_H , to pin 26.
- (5) Connect pin 3 to pin 23 via amplifier.
- (6) Set the input level at pin 23 is 0.8V_{p-p} by adjusting gain of amplifier.
- (7) Measure output signal at pin 29. (V₂₉)
- (8) Measure input signal amplitude at pin 23 when the output signal amplitude at pin 29 is 0.5dB bigger than V₂₉ with adjusting gain of amplifier. (V_{23a})
- (9) Calculate knee level. $20\log (V_{23a} / 0.8)$

Note B37: AGC Knee Level (-)

- (1) Input Sand Castle Pulse to pin 7.
- (2) Apply 9.0V to pin 24.
- (3) Apply 9.0V to pin 25.
- (4) Input 100kHz, sine wave signal, which is synchronized with f_H , to pin 26.
- (5) Connect pin 3 to pin 23 via amplifier.
- (6) Set the input level at pin 23 is 0.8V_{p-p} by adjusting gain of amplifier.
- (7) Measure output signal at pin 29. (V₂₉)
- (8) Measure input signal amplitude at pin 23 when the output signal amplitude at pin 29 is -0.5dB bigger than V₂₉ with adjusting gain of amplifier. (V_{23b})
- (9) Calculate knee level. $20\log (V_{23b} / 0.8)$

Note B38: Clamp Det (+)

- (1) Pin 7 : GP Pulse ON.
- (2) Apply 2.0V to pin 8.
- (3) Apply 9.0V to pin 25.
- (4) Pin 24 : OPEN.
- (5) Apply 4.5V to pin 23.
- (6) Measure voltage at pin 29. (V₂₉)
- (7) Apply 5.0V to pin 23.
- (8) Measure voltage at pin 29. (V_{29a})
- (9) Calculate voltage change. (V_{29a} - V₂₉)

Note B39: Clamp Det (-)

- (1) Pin 7 : GP Pulse ON.
- (2) Apply 2.0V to pin 8.
- (3) Apply 9.0V to pin 25.
- (4) Pin 24 : OPEN.
- (5) Apply 4.5V to pin 23.
- (6) Measure voltage at pin 29. (V₂₉)
- (7) Apply 4.0V to pin 23.
- (8) Measure voltage at pin 29. (V_{29b})
- (9) Calculate voltage change. (V_{29b} - V₂₉)

Note B40: HP Pulse Threshold Voltage.

- (1) Input Sand Castle Pulse to pin 7.
- (2) Decrease H.BLK level until disappear normal pulse at pin 3. Then, Increase H.BLK level. Measure H.BLK level when normal pulse appear at pin 3.

Note B41: GP Pulse Threshold Voltage.

- (1) Input Sand Castle Pulse to pin 7.
- (2) Decrease Gate-Pulse level until voltage at pin 26 isn't clamped to 5.2V, Then increase Gate-Pulse level. Measure Gate-Pulse level when voltage at pin 26 is clamped to 5.2V.

Note C1: Power Supply Current.

- (1) Input f = 225fH, Lev = 0.3V_{p-p} signal to pin 11.
- (2) Pin 13 and 15 are no input. (S₁, S₂ = b)
- (3) After 20s from (1), Measure the current from power supply.

Note C2: Pin 11~20 Terminal Voltage.

- (1) Input f = 225fH, Lev = 0.3V_{p-p} signal to pin 11.
- (2) Pin 13 and 15 are no input. (S₁, S₂ = b)
- (3) Measure the voltage at each pin.

Note C3: Input-Output Gain.

- (1) Input f = 225fH, Lev = 0.3V_{p-p} signal to pin 11.
- (2) Apply external bias voltage to pin 13 and 15 so that the voltage at pin 13 and 15 are 0.2V higher than voltage when no input.
- (3) Input f = 15kHz, Lev = 0.3V_{p-p} signal to pin 13 and 15. (S₁, S₂ = c) (V_{IN})
- (4) Measure output signal amplitude at pin 16 and 19. (V_{OUT})
- (5) Calculate gain.

$$G_1 (G_2) = 20 \log (V_{OUT} / V_{IN}) \text{ [dB]}$$

Note C4: Frequency Response

- (1) Input f = 225fH, Lev = 0.3V_{p-p} signal to pin 11.
- (2) Apply external bias voltage to pin 13 and 15 so that the voltage at pin 13 and 15 are 0.2V higher than voltage when no input.
- (3) Input f = 1.17MHz, Lev = 0.3V_{p-p} signal to pin 13 and 15. (S₁, S₂ = c) (V_{IN})
- (4) Measure output signal amplitude at pin 16 and 19. (V_{OUT})
- (5) Calculate gain.

$$G = 20 \log (V_{OUT} / V_{IN}) \text{ [dB]}$$
 Calculate frequency response.

$$f_{ch1} (f_{ch2}) = G_1 (G_2) - G \text{ [dB]}$$

Note C5: Output Impedance.


- (1) Input f = 225fH, Lev = 0.3V_{p-p} signal to pin 11.
- (2) Apply external bias voltage to pin 13 and 15 so that the voltage at pin 13 and 15 are 0.2V higher than voltage when no input.
- (3) Input f = 15kHz, Lev = 0.3V_{p-p} signal to pin 13 and 15. (S₁, S₂ = c)
- (4) Measure output level (15KHz component) at pin 16 and 19. (V_{outa})
- (5) Measure output level (15KHz component) with load at pin 16 and 19. (V_{outb})
- (6) Calculate output impedance.

$$Z_{o1} (Z_{o2}) = (10 \frac{V_{outa} - V_{outb}}{20} - 1) \times 300 \text{ [}\Omega\text{]}$$

Note C6: Linearity

- (1) Input $f = 225\text{fH}$, $\text{Lev} = 0.3V_{\text{p-p}}$ signal to pin 11.
- (2) Input 4 step signal to pin 13 and 15. ($S_1, S_2 = c$)

<Input Signal>



(*) Duty = 50%

(*) Input level

$$R = 0.25V_{\text{p-p}}$$

$$A, B, C = 0.2V_{\text{p-p}}$$

- (3) Measure output signal (R, A, B, C) amplitude at pin 16 and 19.
- (4) Calculate linearity

$$V_{\text{rp11}} (V_{\text{rp12}}) = \frac{R}{A} \times 100 [\%] \quad V_{\text{HL1}} (V_{\text{HL2}}) = \frac{C}{A} \times 100 [\%]$$


$$V_{\text{LL1}} (V_{\text{LL2}}) = \frac{B}{A} \times 100 [\%]$$

Note C7: Clock Leak

- (1) Input $f = 225\text{fH}$, $\text{Lev} = 0.3V_{\text{p-p}}$ signal to pin 11.
- (2) Pin 13 and 15 are no input. ($S_1, S_2 = b$)
- (3) Measure clock level (225fH component) with spectrum analyzer at pin 11. (V_{in} [dB])
- (4) Measure clock level (225fH component) with spectrum analyzer at pin 16 and 19. (V_{out} [dB])
- (6) Measure clock leak.

$$\text{CLOCK LEAK} (L_{\text{clk1}} / L_{\text{clk2}}) = 10 \frac{V_{\text{out}} - V_{\text{in}}}{20} \times 300 \times \frac{1}{2\sqrt{2}} [\text{mV}_{\text{rms}}]$$

TEST CIRCUIT




ATTENTION FOR HANDLING

The input and output terminal is high impedance when this IC is not mounted. So, It is necessary that you must protect it from external electronical stress.

PACKAGE DIMENSIONS

SDIP30-P-400-1.78

Unit: mm



Weight: 1.99g (Typ.)