

MAY 1990

# MOTOROLA SEMICONDUCTOR TECHNICAL DATA

## Advance Information High Speed Dual MOSFET Drivers


The MC34152/MC33152 is a dual noninverting monolithic high speed driver specifically designed for applications that require low current digital signals to drive large capacitive loads with high slew rates. This device features low input current making it CMOS/LSTTL logic compatible, input hysteresis for fast output switching that is independent of input transition time, and two high current totem pole outputs ideally suited for driving power MOSFETs. Also included is an undervoltage lockout with hysteresis to prevent system erratic operation at low supply voltages.

Typical applications include switching power supplies, DC-to-DC converters, capacitor charge pump voltage doublers/inverters, and motor controllers.

This device is available in dual-in-line and surface mount packages.

- Two Independent Channels with 1.5 A Totem Pole Outputs
- Output Rise and Fall Times of 15 ns with 1000 pF Load
- CMOS/LSTTL Compatible Inputs with Hysteresis
- Undervoltage Lockout with Hysteresis
- Low Standby Current
- Efficient High Frequency Operation
- Enhanced System Performance with Common Switching Regulator Control ICs

### BLOCK DIAGRAM




This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

# MC34152 MC33152

## HIGH SPEED DUAL MOSFET DRIVERS

### SILICON MONOLITHIC INTEGRATED CIRCUIT


**P SUFFIX**  
PLASTIC PACKAGE  
CASE 626



**D SUFFIX**  
PLASTIC PACKAGE  
CASE 751  
(SO-8)



### PIN CONNECTIONS



### ORDERING INFORMATION

Device	Temperature Range	Package
MC34152D	0 to +70°C	SO-8
MC34152P		Plastic DIP
MC33152D	-40° to +85°C	SO-8
MC33152P		Plastic DIP

© MOTOROLA INC., 1991

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	$V_{CC}$	20	V
Logic Inputs (Note 1)	$V_{in}$	- 0.3 to $+V_{CC}$	V
Drive Outputs (Note 2) Totem Pole Sink or Source Current Diode Clamp Current (Drive Output to $V_{CC}$ )	$I_O$ $I_{O(clamp)}$	1.5 1.0	A
Power Dissipation and Thermal Characteristics D Suffix Package, SO-8 Case 751 Maximum Power Dissipation @ $T_A = 50^\circ\text{C}$ Thermal Resistance, Junction-to-Air P Suffix 8-Pin Package, Case 626 Maximum Power Dissipation @ $T_A = 50^\circ\text{C}$ Thermal Resistance, Junction-to-Air	$P_D$ $R_{\theta JA}$ $P_D$ $R_{\theta JA}$	0.56 180 1.0 100	W $^\circ\text{C/W}$ W $^\circ\text{C/W}$
Operating Junction Temperature	$T_J$	+150	$^\circ\text{C}$
Operating Ambient Temperature MC34152 MC33152	$T_A$	0 to +70 - 40 to +85	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	- 65 to +150	$^\circ\text{C}$

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 12\text{ V}$ , for typical values  $T_A = 25^\circ\text{C}$ , for min/max values  $T_A$  is the operating ambient temperature range that applies [Note 3] unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### LOGIC INPUTS

Input Threshold Voltage High State Logic 1 Low State Logic 0	$V_{IH}$ $V_{IL}$	2.6 —	1.75 1.58	— 0.9	V
Input Current High State ( $V_{IH} = 2.6\text{ V}$ ) Low State ( $V_{IL} = 0.8\text{ V}$ )	$I_{IH}$ $I_{IL}$	— —	100 20	300 100	$\mu\text{A}$

### DRIVE OUTPUT

Output Voltage Low State ( $I_{sink} = 10\text{ mA}$ ) ( $I_{sink} = 50\text{ mA}$ ) ( $I_{sink} = 400\text{ mA}$ ) High State ( $I_{source} = 10\text{ mA}$ ) ( $I_{source} = 50\text{ mA}$ ) ( $I_{source} = 400\text{ mA}$ )	$V_{OL}$   $V_{OH}$	— — — 10.5 10.4 10	0.8 1.1 1.8 11.2 11.1 10.8	1.2 1.5 2.5 — — —	V
Output Pull-Down Resistor	$R_{PD}$	—	100	—	$k\Omega$

### SWITCHING CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ )

Propagation Delay ( $C_L = 1.0\text{ nF}$ ) Logic Input to: Drive Output Rise (10% Input to 10% Output) Drive Output Fall (90% Input to 90% Output)	$t_{PLH}(\text{IN/OUT})$ $t_{PHL}(\text{IN/OUT})$	— —	55 40	120 120	ns
Drive Output Rise Time (10% to 90%) $C_L = 1.0\text{ nF}$ $C_L = 2.5\text{ nF}$	$t_r$	— —	14 36	30 —	ns
Drive Output Fall Time (90% to 10%) $C_L = 1.0\text{ nF}$ $C_L = 2.5\text{ nF}$	$t_f$	— —	15 32	30 —	ns

### TOTAL DEVICE

Power Supply Current Standby (Logic Inputs Grounded) Operating ( $C_L = 1.0\text{ nF}$ Drive Outputs 1 and 2, $f = 100\text{ kHz}$ )	$I_{CC}$	— —	6.0 10.5	8.0 15	mA
Operating Voltage	$V_{CC}$	6.5	—	18	V

- NOTES:** 1. For optimum switching speed, the maximum input voltage should be limited to 10 V or  $V_{CC}$ , whichever is less.  
2. Maximum package power dissipation limits must be observed.  
3. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.  
 $T_{low} = 0^\circ\text{C}$  for MC34152       $T_{high} = +70^\circ\text{C}$  for MC34152  
=  $-40^\circ\text{C}$  for MC33152      =  $+85^\circ\text{C}$  for MC33152

FIGURE 1 — SWITCHING CHARACTERISTICS TEST CIRCUIT




FIGURE 2 — SWITCHING WAVEFORM DEFINITIONS




FIGURE 3 — LOGIC INPUT CURRENT versus INPUT VOLTAGE




FIGURE 4 — LOGIC INPUT THRESHOLD VOLTAGE versus TEMPERATURE




FIGURE 5 — DRIVE OUTPUT HIGH TO LOW PROPAGATION DELAY versus LOGIC INPUT OVERDRIVE VOLTAGE




FIGURE 6 — DRIVE OUTPUT LOW TO HIGH PROPAGATION DELAY versus LOGIC INPUT OVERDRIVE VOLTAGE




FIGURE 7 — PROPAGATION DELAY




FIGURE 8 — DRIVE OUTPUT CLAMP VOLTAGE versus CLAMP CURRENT




FIGURE 9 — DRIVE OUTPUT SATURATION VOLTAGE versus LOAD CURRENT




FIGURE 10 — DRIVE OUTPUT SATURATION VOLTAGE versus TEMPERATURE




FIGURE 11 — DRIVE OUTPUT RISE TIME







FIGURE 12 — DRIVE OUTPUT FALL TIME




**FIGURE 13 — DRIVE OUTPUT RISE AND FALL TIME  
versus LOAD CAPACITANCE**




**FIGURE 14 — SUPPLY CURRENT versus DRIVE OUTPUT  
LOAD CAPACITANCE**



**FIGURE 15 — SUPPLY CURRENT versus INPUT FREQUENCY**



**FIGURE 16 — SUPPLY CURRENT versus SUPPLY VOLTAGE**



## APPLICATIONS INFORMATION

### Description

The MC34152 is a dual noninverting high speed driver specifically designed to interface low current digital circuitry with power MOSFETs. This device is constructed with Schottky clamped Bipolar Analog technology which offers a high degree of performance and ruggedness in hostile industrial environments.

### Input Stage

The Logic Inputs have 170 mV of hysteresis with the input threshold centered at 1.67 V. The input thresholds are insensitive to  $V_{CC}$  making this device directly compatible with CMOS and LSTTL logic families over its entire operating voltage range. Input hysteresis provides fast output switching that is independent of the input signal transition time, preventing output oscillations as the input thresholds are crossed. The inputs are designed to accept a signal amplitude ranging from ground to  $V_{CC}$ . This allows the output of one channel to directly drive the input of a second channel for master-slave operation. Each input has a 30 k $\Omega$  pull-down resistor so that an unconnected

open input will cause the associated Drive Output to be in a known low state.

### Output Stage

Each totem pole Drive Output is capable of sourcing and sinking up to 1.5 A with a typical 'on' resistance of 2.4  $\Omega$  at 1.0 A. The low 'on' resistance allows high output currents to be attained at a lower  $V_{CC}$  than with comparative CMOS drivers. Each output has a 100 k $\Omega$  pull-down resistor to keep the MOSFET gate low when  $V_{CC}$  is less than 1.4 V. No over current or thermal protection has been designed into the device, so output shorting to  $V_{CC}$  or ground must be avoided.

Parasitic inductance in series with the load will cause the driver outputs to ring above  $V_{CC}$  during the turn-on transition, and below ground during the turn-off transition. With CMOS drivers, this mode of operation can cause a destructive output latch-up condition. The MC34152 is immune to output latch-up. The Drive Outputs contain an internal diode to  $V_{CC}$  for clamping positive voltage transients. When operating with  $V_{CC}$  at 18 V, proper power supply bypassing must be

observed to prevent the output ringing from exceeding the maximum 20 volt device rating. Negative output transients are clamped by the internal NPN pull-up transistor. Since full supply voltage is applied across the NPN pull-up during the negative output transient, power dissipation at high frequencies can become excessive. Figures 19, 20, and 21 show a method of using external Schottky diode clamps to reduce driver power dissipation.

### Undervoltage Lockout

An undervoltage lockout with hysteresis prevents erratic system operation at low supply voltages. The UVLO forces the Drive Outputs into a low state as  $V_{CC}$  rises from 1.4 V to the 5.8 V upper threshold. The lower UVLO threshold is 5.3 V, yielding about 500 mV of hysteresis.

### Power Dissipation

Circuit performance and long term reliability are enhanced with reduced die temperature. Die temperature increase is directly related to the power that the integrated circuit must dissipate and the total thermal resistance from the junction to ambient. The formula for calculating the junction temperature with the package in free air is:

$$T_J = T_A + P_D (R_{\theta JA})$$

Where:

$T_J$  = Junction Temperature  
 $T_A$  = Ambient Temperature  
 $P_D$  = Power Dissipation  
 $R_{\theta JA}$  = Thermal Resistance Junction to Ambient

There are three basic components that make up total power to be dissipated when driving a capacitive load with respect to ground. They are:

$$P_D = P_Q + P_C + P_T$$

Where:

$P_Q$  = Quiescent Power Dissipation  
 $P_C$  = Capacitive Load Power Dissipation  
 $P_T$  = Transition Power Dissipation

The quiescent power supply current depends on the supply voltage and duty cycle as shown in Figure 16. The device's quiescent power dissipation is:

$$P_Q = V_{CC} (I_{CCL} (1-D) + I_{CCH} (D))$$

Where:

$I_{CCL}$  = Supply Current with Low State Drive Outputs  
 $I_{CCH}$  = Supply Current with High State Drive Outputs  
 $D$  = Output Duty Cycle

The capacitive load power dissipation is directly related to the load capacitance value, frequency, and Drive Output voltage swing. The capacitive load power dissipation per driver is:


$$P_C = V_{CC} (V_{OH} - V_{OL}) C_L f$$

Where:

$V_{OH}$  = High State Drive Output Voltage  
 $V_{OL}$  = Low State Drive Output Voltage  
 $C_L$  = Load Capacitance  
 $f$  = frequency

When driving a MOSFET, the calculation of capacitive load power  $P_C$  is somewhat complicated by the changing gate to source capacitance  $C_{GS}$  as the device switches. To aid in this calculation, power MOSFET manufacturers provide gate charge information on their data sheets. Figure 17 shows a curve of gate voltage versus gate charge for the Motorola MTM15N50. Note that there are three distinct slopes to the curve representing different input capacitance values. To completely switch the MOSFET 'on,' the gate must be brought to 10 V with respect to the source. The graph shows that a gate charge  $Q_g$  of 110 nC is required when operating the MOSFET with a drain to source voltage  $V_{DS}$  of 400 V.

FIGURE 17 — GATE-TO-SOURCE VOLTAGE versus GATE CHARGE



The capacitive load power dissipation is directly related to the required gate charge, and operating frequency. The capacitive load power dissipation per driver is:

$$P_C(\text{MOSFET}) = V_{CC} Q_g f$$

The flat region from 10 nC to 55 nC is caused by the drain-to-gate Miller capacitance, occurring while the MOSFET is in the linear region dissipating substantial amounts of power. The high output current capability of the MC34152 is able to quickly deliver the required gate charge for fast power efficient MOSFET switching. By operating the MC34152 at a higher  $V_{CC}$ , additional charge can be provided to bring the gate above 10 V. This will reduce the 'on' resistance of the MOSFET at the expense of higher driver dissipation at a given operating frequency.

The transition power dissipation is due to extremely short simultaneous conduction of internal circuit nodes when the Drive Outputs change state. The transition power dissipation per driver is approximately:

$$P_T \approx V_{CC} (1.08 V_{CC} C_L f - 8 \times 10^{-4})$$

$P_T$  must be greater than zero.


Switching time characterization of the MC34152 is performed with fixed capacitive loads. Figure 13 shows that for small capacitance loads, the switching speed is limited by transistor turn-on/off time and the slew rate of the internal nodes. For large capacitance loads, the switching speed is limited by the maximum output current capability of the integrated circuit.

## Layout Considerations

High frequency printed circuit layout techniques are imperative to prevent excessive output ringing and overshoot. **Do not attempt to construct the driver circuit on wire-wrap or plug-in prototype boards.** When driving large capacitive loads, the printed circuit board must contain a low inductance ground plane to minimize the voltage spikes induced by the high ground ripple currents. All high current loops should be kept as short as possible using heavy copper runs to provide a low impedance high frequency path. For optimum drive per-


formance, it is recommended that the initial circuit design contains dual power supply bypass capacitors connected with short leads as close to the  $V_{CC}$  pin and ground as the layout will permit. Suggested capacitors are a low inductance  $0.1\ \mu\text{F}$  ceramic in parallel with a  $4.7\ \mu\text{F}$  tantalum. Additional bypass capacitors may be required depending upon Drive Output loading and circuit layout. **Proper printed circuit board layout is extremely critical and cannot be over emphasized.**

FIGURE 18 — ENHANCED SYSTEM PERFORMANCE WITH COMMON SWITCHING REGULATORS




The MC34152 greatly enhances the drive capabilities of common switching regulators and CMOS/TTL logic devices.

FIGURE 19 — MOSFET PARASITIC OSCILLATIONS



Series gate resistor  $R_g$  may be needed to damp high frequency parasitic oscillations caused by the MOSFET input capacitance and any series wiring inductance in the gate-source circuit.  $R_g$  will decrease the MOSFET switching speed. Schottky diode  $D_1$  can reduce the driver's power dissipation due to excessive ringing, by preventing the output pin from being driven below ground.

FIGURE 20 — DIRECT TRANSFORMER DRIVE



Output Schottky diodes are recommended when driving inductive loads at high frequencies. The diodes reduce the driver's power dissipation by preventing the output pins from being driven above  $V_{CC}$  and below ground.

FIGURE 21 — ISOLATED MOSFET DRIVE






FIGURE 22 — CONTROLLED MOSFET DRIVE




In noise sensitive applications, both conducted and radiated EMI can be reduced significantly by controlling the MOSFET's turn-on and turn-off times.

FIGURE 23 — BIPOLAR TRANSISTOR DRIVE



The totem-pole outputs can furnish negative base current for enhanced transistor turn-off, with the addition of capacitor C1.

FIGURE 24 — DUAL CHARGE PUMP CONVERTER




The capacitor's equivalent series resistance limits the Drive Output current to 1.5 A. An additional series resistor may be required when using tantalum or other low ESR capacitors.



## OUTLINE DIMENSIONS

### P SUFFIX PLASTIC PACKAGE CASE 626-05




#### NOTES:

- LEAD POSITIONAL TOLERANCE:  
 $\phi 0.13 (0.005) \text{ (M) T A (M) B (M)}$
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS).
- DIMENSIONS A AND B ARE DATUMS.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	9.40	10.16	0.370	0.400
B	6.10	6.60	0.240	0.260
C	3.94	4.45	0.155	0.175
D	0.38	0.51	0.015	0.020
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
H	0.76	1.27	0.030	0.050
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300 BSC	
M	—	—	—	—
N	0.76	1.01	0.030	0.040

### D SUFFIX PLASTIC PACKAGE CASE 751-03 (SO-8)



#### NOTES:

- DIMENSIONS "A" AND "B" ARE DATUMS AND "T" IS A DATUM SURFACE.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIM: MILLIMETER.
- DIMENSION "A" AND "B" DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.196
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.18	0.25	0.007	0.009
K	0.10	0.25	0.004	0.009
M	0	7	0	7
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (M) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.