



CYPRESS

CY7C1339

128K x 32 Synchronous-Pipelined Cache RAM

Features

- Supports 100-MHz bus for Pentium® and PowerPC™ operations with zero wait states
- Fully registered inputs and outputs for pipelined operation
- 128K by 32 common I/O architecture
- 3.3V core power supply
- 2.5V / 3.3V I/O operation
- Fast clock-to-output times
 - 3.5 ns (for 166-MHz device)
 - 4.0 ns (for 133-MHz device)
 - 5.5 ns (for 100-MHz device)
- User-selectable burst counter supporting Intel® Pentium interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- JEDEC-standard 100 TQFP pinout
- “ZZ” Sleep Mode option and Stop Clock option

Functional Description

The CY7C1339 is a 3.3V, 128K by 32 synchronous-pipelined cache SRAM designed to support zero wait state secondary cache with minimal glue logic.


The CY7C1339 I/O pins can operate at either the 2.5V or the 3.3V level; the I/O pins are 3.3V tolerant when $V_{DDQ}=2.5V$.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise is 3.5 ns (166-MHz device).

The CY7C1339 supports either the interleaved burst sequence used by the Intel Pentium processor or a linear burst sequence used by processors such as the PowerPC. The burst sequence is selected through the MODE pin. Accesses can be initiated by asserting either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC) at clock rise. Address advancement through the burst sequence is controlled by the ADV input. A 2-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the four Byte Write Select ($BW_{[3:0]}$) inputs. A Global Write Enable (\overline{GW}) overrides all byte write inputs and writes data to all four bytes. All writes are conducted with on-chip synchronous self-timed write circuitry.


Three synchronous Chip Selects (\overline{CE}_1 , CE_2 , \overline{CE}_3) and an asynchronous Output Enable (\overline{OE}) provide for easy bank selection and output three-state control. In order to provide proper data during depth expansion, \overline{OE} is masked during the first clock of a read cycle when emerging from a deselected state.



Intel and Pentium are trademarks of Intel Corporation.

PowerPC is a trademark of IBM Corporation.

Pin Configuration



Selection Guide

		7C1339-166	7C1339-133	7C1339-100
Maximum Access Time (ns)		3.5	4.0	5.5
Maximum Operating Current (mA)	Commercial	420	375	325
Maximum CMOS Standby Current (mA)	Commercial	10	10	10

Pin Definitions

Pin Number	Name	I/O	Description
50–44, 81, 82, 99, 100, 32–37	A _[16:0]	Input-Synchronous	Address Inputs used to select one of the 64K address locations. Sampled at the rising edge of the CLK if $\overline{\text{ADSP}}$ or $\overline{\text{ADSC}}$ is active LOW, and $\overline{\text{CE}}_1$, CE_2 , and $\overline{\text{CE}}_3$ are sampled active. A _[1:0] feed the 2-bit counter.
96–93	BW _[3:0]	Input-Synchronous	Byte Write Select Inputs, active LOW. Qualified with $\overline{\text{BWE}}$ to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
88	$\overline{\text{GW}}$	Input-Synchronous	Global Write Enable Input, active LOW. When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on BW _[3:0] and $\overline{\text{BWE}}$).
87	$\overline{\text{BWE}}$	Input-Synchronous	Byte Write Enable Input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
89	CLK	Input-Clock	Clock input. Used to capture all synchronous inputs to the device. Also used to increment the burst counter when $\overline{\text{ADV}}$ is asserted LOW, during a burst operation.
98	$\overline{\text{CE}}_1$	Input-Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and $\overline{\text{CE}}_3$ to select/deselect the device. $\overline{\text{ADSP}}$ is ignored if $\overline{\text{CE}}_1$ is HIGH.
97	CE_2	Input-Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select/deselect the device.
92	$\overline{\text{CE}}_3$	Input-Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and CE_2 to select/deselect the device.
86	$\overline{\text{OE}}$	Input-Asynchronous	Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When asserted HIGH, I/O pins are three-stated, and act as input data pins. $\overline{\text{OE}}$ is masked during the first clock of a read cycle when emerging from a deselected state.
83	$\overline{\text{ADV}}$	Input-Synchronous	Advance Input signal, sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle.
84	$\overline{\text{ADSP}}$	Input-Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK. When asserted LOW, A _[16:0] is captured in the address registers. A _[1:0] are also loaded into the burst counter. When $\overline{\text{ADSP}}$ and $\overline{\text{ADSC}}$ are both asserted, only $\overline{\text{ADSP}}$ is recognized. $\overline{\text{ADSP}}$ is ignored when $\overline{\text{CE}}_1$ is asserted HIGH.
85	$\overline{\text{ADSC}}$	Input-Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK. When asserted LOW, A _[16:0] is captured in the address registers. A _[1:0] are also loaded into the burst counter. When $\overline{\text{ADSP}}$ and $\overline{\text{ADSC}}$ are both asserted, only $\overline{\text{ADSP}}$ is recognized.
64	ZZ	Input-Asynchronous	ZZ “sleep” Input. This active HIGH input places the device in a non-time-critical “sleep” condition with data integrity preserved. Leaving ZZ floating or NC will default the device into an active state. ZZ has an internal pull down.
29, 28, 25–22, 19, 18, 13, 12, 9–6, 3, 2, 79, 78, 75–72, 69, 68, 63, 62 59–56, 53, 52	DQ _[31:0]	I/O-Synchronous	Bidirectional Data I/O lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by A _[16:0] during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\text{OE}}$. When $\overline{\text{OE}}$ is asserted LOW, the pins behave as outputs. When HIGH, DQ _[31:0] are placed in a three-state condition.
15, 41, 65, 91	V _{DD}	Power Supply	Power supply inputs to the core of the device. Should be connected to 3.3V power supply.
17, 40, 67, 90	V _{SS}	Ground	Ground for the core of the device. Should be connected to ground of the system.
4, 11, 20, 27, 54, 61, 70, 77	V _{DDQ}	I/O Power Supply	Power supply for the I/O circuitry. Should be connected to a 3.3V or 2.5V power supply.
5, 10, 21, 26, 55, 60, 71, 76	V _{SSQ}	I/O Ground	Ground for the I/O circuitry. Should be connected to ground of the system.
31	MODE	Input-Static	Selects burst order. When tied to GND selects linear burst sequence. When tied to V _{DDQ} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. When left floating or NC, defaults to interleaved burst order. Mode pin has an internal pull up.
1, 14, 16, 30, 38, 39, 42, 43, 51, 66, 80	NC	-	No Connects.

Introduction

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t_{CO}) is 3.5 ns (166-MHz device).

The CY7C1339 supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486 processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (\overline{ADSP}) or the Controller Address Strobe (\overline{ADSC}). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (\overline{BWE}) and Byte Write Select ($\overline{BW}_{[3:0]}$) inputs. A Global Write Enable (\overline{GW}) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects (\overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3) and an asynchronous Output Enable (\overline{OE}) provide for easy bank selection and output three-state control. \overline{ADSP} is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) \overline{ADSP} or \overline{ADSC} is asserted LOW, (2) \overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3 are all asserted active, and (3) the write signals (\overline{GW} , \overline{BWE}) are all deserialized HIGH. \overline{ADSP} is ignored if \overline{CE}_1 is HIGH. The address presented to the address inputs ($A_{[16:0]}$) is stored into the address advancement logic and the Address Register while being presented to the memory core. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within 3.5 ns (166-MHz device) if \overline{OE} is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always three-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the \overline{OE} signal. Consecutive single read cycles are supported. Once the SRAM is deselected at clock rise by the chip select and either \overline{ADSP} or \overline{ADSC} signals, its output will three-state immediately.

Single Write Accesses Initiated by \overline{ADSP}

This access is initiated when both of the following conditions are satisfied at clock rise: (1) \overline{ADSP} is asserted LOW, and (2) \overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3 are all asserted active. The address presented to $A_{[16:0]}$ is loaded into the address register and the address advancement logic while being delivered to the RAM core. The write signals (\overline{GW} , \overline{BWE} , and $\overline{BW}_{[3:0]}$) and ADV inputs are ignored during this first cycle.

\overline{ADSP} -triggered write accesses require two clock cycles to complete. If \overline{GW} is asserted LOW on the second clock rise, the data presented to the $DQ_{[31:0]}$ inputs is written into the corre-

sponding address location in the RAM core. If \overline{GW} is HIGH, then the write operation is controlled by \overline{BWE} and $\overline{BW}_{[3:0]}$ signals. The CY7C1339 provides byte write capability that is described in the Write Cycle Descriptions table. Asserting the Byte Write Enable input (\overline{BWE}) with the selected Byte Write ($\overline{BW}_{[3:0]}$) input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1339 is a common I/O device, the Output Enable (\overline{OE}) must be deserialized HIGH before presenting data to the $DQ_{[31:0]}$ inputs. Doing so will three-state the output drivers. As a safety precaution, $DQ_{[31:0]}$ are automatically three-stated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Single Write Accesses Initiated by \overline{ADSC}

\overline{ADSC} write accesses are initiated when the following conditions are satisfied: (1) \overline{ADSC} is asserted LOW, (2) \overline{ADSP} is deserialized HIGH, (3) \overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3 are all asserted active, and (4) the appropriate combination of the write inputs (\overline{GW} , \overline{BWE} , and $\overline{BW}_{[3:0]}$) are asserted active to conduct a write to the desired byte(s). \overline{ADSC} -triggered write accesses require a single clock cycle to complete. The address presented to $A_{[16:0]}$ is loaded into the address register and the address advancement logic while being delivered to the RAM core. The ADV input is ignored during this cycle. If a global write is conducted, the data presented to the $DQ_{[31:0]}$ is written into the corresponding address location in the RAM core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1339 is a common I/O device, the Output Enable (\overline{OE}) must be deserialized HIGH before presenting data to the $DQ_{[31:0]}$ inputs. Doing so will three-state the output drivers. As a safety precaution, $DQ_{[31:0]}$ are automatically three-stated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Burst Sequences

The CY7C1339 provides a two-bit wraparound counter, fed by $A_{[1:0]}$, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting \overline{ADV} LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

Interleaved Burst Sequence

First Address	Second Address	Third Address	Fourth Address
$A_{[1:0]}$	$A_{[1:0]}$	$A_{[1:0]}$	$A_{[1:0]}$
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Sequence

First Address	Second Address	Third Address	Fourth Address
$A_{[1:0]}$	$A_{[1:0]}$	$A_{[1:0]}$	$A_{[1:0]}$
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation “sleep” mode. Two clock cycles are required to enter into or exit from this “sleep” mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the “sleep” mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the “sleep” mode. \overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3 , \overline{ADSP} , and \overline{ADSC} must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Max.	Unit
I_{DDZZ}	Snooze mode standby current	$ZZ \geq V_{DD} - 0.2V$		3	mA
t_{ZZS}	Device operation to ZZ	$ZZ \geq V_{DD} - 0.2V$		$2t_{CYC}$	ns
t_{ZZREC}	ZZ recovery time	$ZZ \leq 0.2V$	$2t_{CYC}$		ns

Cycle Descriptions^[1, 2, 3]

Next Cycle	Add. Used	ZZ	\overline{CE}_3	CE_2	\overline{CE}_1	\overline{ADSP}	\overline{ADSC}	\overline{ADV}	\overline{OE}	DQ	Write
Unselected	None	L	X	X	1	X	0	X	X	Hi-Z	X
Unselected	None	L	1	X	0	0	X	X	X	Hi-Z	X
Unselected	None	L	X	0	0	0	X	X	X	Hi-Z	X
Unselected	None	L	1	X	0	1	0	X	X	Hi-Z	X
Unselected	None	L	X	0	0	1	0	X	X	Hi-Z	X
Begin Read	External	L	0	1	0	0	X	X	X	Hi-Z	X
Begin Read	External	L	0	1	0	1	0	X	X	Hi-Z	Read
Continue Read	Next	L	X	X	X	1	1	0	1	Hi-Z	Read
Continue Read	Next	L	X	X	X	1	1	0	0	DQ	Read
Continue Read	Next	L	X	X	1	X	1	0	1	Hi-Z	Read
Continue Read	Next	L	X	X	1	X	1	0	0	DQ	Read
Suspend Read	Current	L	X	X	X	1	1	1	1	Hi-Z	Read
Suspend Read	Current	L	X	X	X	1	1	1	0	DQ	Read
Suspend Read	Current	L	X	X	1	X	1	1	1	Hi-Z	Read
Suspend Read	Current	L	X	X	1	X	1	1	0	DQ	Read
Begin Write	Current	L	X	X	X	1	1	1	X	Hi-Z	Write
Begin Write	Current	L	X	X	1	X	1	1	X	Hi-Z	Write
Begin Write	External	L	0	1	0	1	0	X	X	Hi-Z	Write
Continue Write	Next	L	X	X	X	1	1	0	X	Hi-Z	Write
Continue Write	Next	L	X	X	1	X	1	0	X	Hi-Z	Write
Suspend Write	Current	L	X	X	X	1	1	1	X	Hi-Z	Write
Suspend Write	Current	L	X	X	1	X	1	1	X	Hi-Z	Write
ZZ "Sleep"	None	H	X	X	X	X	X	X	X	Hi-Z	X

Note:

1. X="Don't Care," 1=HIGH, 0=LOW.
2. Write is defined by BWE, BW_[3:0], and GW. See Write Cycle Descriptions table.
3. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.

Write Cycle Descriptions^[4, 5, 6]

Function	\overline{GW}	\overline{BWE}	\overline{BW}_3	\overline{BW}_2	\overline{BW}_1	\overline{BW}_0
Read	1	1	X	X	X	X
Read	1	0	1	1	1	1
Write Byte 0 - DQ _[7:0]	1	0	1	1	1	0
Write Byte 1 - DQ _[15:8]	1	0	1	1	0	1
Write Bytes 1, 0	1	0	1	1	0	0
Write Byte 2 - DQ _[23:16]	1	0	1	0	1	1
Write Bytes 2, 0	1	0	1	0	1	0
Write Bytes 2, 1	1	0	1	0	0	1
Write Bytes 2, 1, 0	1	0	1	0	0	0
Write Byte 3 - DQ _[31:24]	1	0	0	1	1	1
Write Bytes 3, 0	1	0	0	1	1	0
Write Bytes 3, 1	1	0	0	1	0	1
Write Bytes 3, 1, 0	1	0	0	1	0	0
Write Bytes 3, 2	1	0	0	0	1	1
Write Bytes 3, 2, 0	1	0	0	0	1	0
Write Bytes 3, 2, 1	1	0	0	0	0	1
Write All Bytes	1	0	0	0	0	0
Write All Bytes	0	X	X	X	X	X

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C

Ambient Temperature with

Power Applied -55°C to +125°C

Supply Voltage on V_{DD} Relative to GND -0.5V to +4.6V

DC Voltage Applied to Outputs

in High Z State^[7] -0.5V to V_{DD} + 0.5V

DC Input Voltage^[7] -0.5V to V_{DD} + 0.5V

Current into Outputs (LOW) 20 mA

Static Discharge Voltage >2001V
(per MIL-STD-883, Method 3015)

Latch-Up Current >200 mA

Operating Range

Range	Ambient Temperature ^[8]	V _{DD}	V _{DDQ}
Com'l	0°C to +70°C	3.3V -5%/+10%	2.5V -5% 3.3V /+10%
Ind'l	-40°C to +85°C	3.3V -5%/+10%	2.5V -5% 3.3V /+10%

Note:

- X="Don't Care," 1=Logic HIGH, 0=Logic LOW.
- The SRAM always initiates a read cycle when ADSP asserted, regardless of the state of \overline{GW} , \overline{BWE} , or $\overline{BW}_{[3:0]}$. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, \overline{OE} must be driven HIGH prior to the start of the write cycle to allow the outputs to three-state. \overline{OE} is a don't care for the remainder of the write cycle.
- \overline{OE} is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQ=High-Z when \overline{OE} is inactive or when the device is deselected, and DQ=data when \overline{OE} is active.
- Minimum voltage equals -2.0V for pulse durations of less than 20 ns.
- T_A is the case temperature.

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit
V_{DD}	Power Supply Voltage	3.3V –5%/+10%	3.135	3.6	V
V_{DDQ}	I/O Supply Voltage	2.5V –5% to 3.3V +10%	2.375	3.6	V
V_{OH}	Output HIGH Voltage	$V_{DDQ} = 3.3V, V_{DD} = \text{Min.}, I_{OH} = -4.0 \text{ mA}$	2.4		V
		$V_{DDQ} = 2.5V, V_{DD} = \text{Min.}, I_{OH} = -2.0 \text{ mA}$	2.0		V
V_{OL}	Output LOW Voltage	$V_{DDQ} = 3.3V, V_{DD} = \text{Min.}, I_{OL} = 8.0 \text{ mA}$		0.4	V
		$V_{DDQ} = 2.5V, V_{DD} = \text{Min.}, I_{OL} = 2.0 \text{ mA}$		0.7	V
V_{IH}	Input HIGH Voltage	$V_{DDQ} = 3.3V$	2.0	$V_{DD} + 0.3V$	V
V_{IH}	Input HIGH Voltage	$V_{DDQ} = 2.5V$	1.7	$V_{DD} + 0.3V$	V
V_{IL}	Input LOW Voltage ^[7]	$V_{DDQ} = 3.3V$	–0.3	0.8	V
V_{IL}	Input LOW Voltage ^[7]	$V_{DDQ} = 2.5V$	–0.3	0.7	V
I_X	Input Load Current except ZZ and MODE	$GND \leq V_I \leq V_{DDQ}$	–5	5	μA
	Input Current of MODE	Input = V_{SS}	–30		μA
		Input = V_{DDQ}		5	μA
	Input Current of ZZ	Input = V_{SS}	–5		μA
		Input = V_{DDQ}		30	μA
I_{OZ}	Output Leakage Current	$GND \leq V_I \leq V_{DDQ}$, Output Disabled	–5	5	μA
I_{DD}	V_{DD} Operating Supply Current	$V_{DD} = \text{Max.}, I_{OUT} = 0 \text{ mA}, f = f_{MAX} = 1/t_{CYC}$	6-ns cycle, 166 MHz	420	mA
			7.5-ns cycle, 133 MHz	375	mA
			10-ns cycle, 100 MHz	325	mA
I_{SB1}	Automatic CS Power-Down Current—TTL Inputs	Max. V_{DD} , Device Deselected, $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$, $f = f_{MAX} = 1/t_{CYC}$	6-ns cycle, 166 MHz	150	mA
			7.5-ns cycle, 133 MHz	125	mA
			10-ns cycle, 100 MHz	115	mA
I_{SB2}	Automatic CS Power-Down Current—CMOS Inputs	Max. V_{DD} , Device Deselected, $V_{IN} \leq 0.3V$ or $V_{IN} \geq V_{DDQ} - 0.3V$, $f = 0$	All speeds	10	mA
I_{SB3}	Automatic CS Power-Down Current—CMOS Inputs	Max. V_{DD} , Device Deselected, or $V_{IN} \leq 0.3V$ or $V_{IN} \geq V_{DDQ} - 0.3V$, $f = f_{MAX} = 1/t_{CYC}$	6-ns cycle, 166 MHz	125	mA
			7.5-ns cycle, 133 MHz	95	mA
			10-ns cycle, 100 MHz	85	mA
I_{SB4}	Automatic CS Power-Down Current—TTL Inputs	Max. V_{DD} , Device Deselected, $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$, $f = 0$		18	mA


Capacitance^[9]

Parameter	Description	Test Conditions	Max.	Unit
C_{IN}	Input Capacitance	$T_A = 25^\circ C, f = 1 \text{ MHz}, V_{DD} = 3.3V, V_{DDQ} = 3.3V$	4	pF
C_{CLK}	Clock Input Capacitance		4	pF
$C_{I/O}$	Input/Output Capacitance		4	pF

Note:

9. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms



Switching Characteristics Over the Operating Range^[11,12,13]


Parameter	Description	-166		-133		-100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{CYC}	Clock Cycle Time	6.0		7.5		10		ns
t _{CH}	Clock HIGH	1.7		1.9		3.5		ns
t _{CL}	Clock LOW	1.7		1.9		3.5		ns
t _{AS}	Address Set-Up Before CLK Rise	2.0		2.5		2.5		ns
t _{AH}	Address Hold After CLK Rise	0.5		0.5		0.5		ns
t _{CO}	Data Output Valid After CLK Rise		3.5		4.0		5.5	ns
t _{DOH}	Data Output Hold After CLK Rise	1.5		2.0		2.0		ns
t _{ADS}	$\overline{\text{ADSP}}$, $\overline{\text{ADSC}}$ Set-Up Before CLK Rise	2.0		2.5		2.5		ns
t _{ADH}	$\overline{\text{ADSP}}$, $\overline{\text{ADSC}}$ Hold After CLK Rise	0.5		0.5		0.5		ns
t _{WES}	$\overline{\text{BWE}}$, $\overline{\text{GW}}$, $\overline{\text{BW}}[3:0]$ Set-Up Before CLK Rise	2.0		2.5		2.5		ns
t _{WEH}	$\overline{\text{BWE}}$, $\overline{\text{GW}}$, $\overline{\text{BW}}[3:0]$ Hold After CLK Rise	0.5		0.5		0.5		ns
t _{ADVS}	$\overline{\text{ADV}}$ Set-Up Before CLK Rise	2.0		2.5		2.5		ns
t _{ADVH}	$\overline{\text{ADV}}$ Hold After CLK Rise	0.5		0.5		0.5		ns
t _{DS}	Data Input Set-Up Before CLK Rise	2.0		2.5		2.5		ns
t _{DH}	Data Input Hold After CLK Rise	0.5		0.5		0.5		ns
t _{CES}	Chip Select Set-Up	2.0		2.5		2.5		ns
t _{CEH}	Chip Select Hold After CLK Rise	0.5		0.5		0.5		ns
t _{CHZ}	Clock to High-Z ^[12]		3.5		3.5		3.5	ns
t _{CLZ}	Clock to Low-Z ^[12]	0		0		0		ns
t _{EOHZ}	$\overline{\text{OE}}$ HIGH to Output High-Z ^[12, 13]		3.5		3.5		5.5	ns
t _{EOLZ}	$\overline{\text{OE}}$ LOW to Output Low-Z ^[12, 13]	0		0		0		ns
t _{EOV}	$\overline{\text{OE}}$ LOW to Output Valid ^[12]		3.5		4.0		5.5	ns

Notes:

- Input waveform should have a slew rate of 1 V/ns.
- Unless otherwise noted, test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and load capacitance. Shown in (a) and (b) of AC test loads.
- t_{CHZ}, t_{CLZ}, t_{EOV}, t_{EOLZ}, and t_{EOHZ} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
- At any given voltage and temperature, t_{EOHZ} is less than t_{EOLZ} and t_{CHZ} is less than t_{CLZ}.

Switching Waveforms


Write Cycle Timing^[14, 15]



Notes:

14. \overline{WE} is the combination of \overline{BWE} , $\overline{BW}_{[3:0]}$, and \overline{GW} to define a write cycle (see Write Cycle Descriptions table).
15. WDx stands for Write Data to Address X.


Switching Waveforms (continued)

Read Cycle Timing^[14, 16]

Note:

16. RDx stands for Read Data from Address X.




Read/Write Cycle Timing^[14, 15, 16, 17]

Switching Waveforms (continued)
Pipeline Timing^[18, 19]

Notes:

18. Device originally deselected.
19. \overline{CE} is the combination of \overline{CE}_2 and \overline{CE}_3 . All chip selects need to be active in order to select the device.

Switching Waveforms (continued)

ZZ Mode Timing [20, 21]

Note:

20. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device.
 21. I/Os are in three-state when exiting ZZ sleep mode.

Ordering Information


Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
166	CY7C1339-166AC	A101	100-Lead Thin Quad Flat Pack	Commercial
133	CY7C1339-133AC			
100	CY7C1339-100AC			
133	CY7C1339-133AI			Industrial

Document #: 38-00723-C

Package Diagram

100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101

DIMENSIONS ARE IN MILLIMETERS.



51-85050-A

MILITARY SPECIFICATION

MICROCIRCUITS, DIGITAL, BIPOLAR, ADVANCED LOW-POWER SCHOTTKY TTL, D-TYPE LATCHES, CASCADABLE, MONOLITHIC SILICON

This specification is approved for use by all Departments and Agencies of the Department of Defense.

1. SCOPE

1.1 Scope. This specification covers the detail requirements for monolithic silicon, advanced low-power Schottky TTL, D-type latches, bistable logic microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided and are reflected in the complete part number.

1.2 Part number. The part number shall be in accordance with MIL-M-38510, and as specified herein.

1.2.1 Device types. The device types shall be as follows:

<u>Device type</u>	<u>Circuit</u>
01	Octal D-type transparent latch with 3-state outputs, cascadable
02	Octal D-type transparent latch with inverted 3-state outputs, cascadable
03	Dual 4-bit D-type transparent latch with 3-state outputs, cascadable
04	Dual 4-bit D-type transparent latch with inverted 3-state outputs, cascadable

1.2.2 Device class. The device class shall be the product assurance level as defined in MIL-M-38510.

1.2.3 Case outline. The case outline shall be designated as follows:

<u>Letter</u>	<u>Case outline (see MIL-M-38510, appendix C)</u>
K	F-6 (24-lead, 3/8" x 5/8"), flat package
L	D-9 (24-lead, 1/4" x 1 1/4"), dual-in-line package
R	D-8 (20-lead, 1/4" x 1 1/16"), dual-in-line package
S	F-9 (20-lead, 1/4" x 1/2"), flat package
2	C-2 (20 terminal, .350" x .350") square chip carrier package
3	C-4 (28-terminal, .450" x .450") square chip carrier package

1.3 Absolute maximum ratings.

Supply voltage range-	- - - - -	-0.5 V dc to +7.0 V dc
Input voltage range -	- - - - -	-1.5 V dc at -18 mA to 7.0 V dc
Storage temperature -	- - - - -	-65°C to +150°C
Maximum power dissipation (P _D) per device 1/:		
Device types 01 and 02-	- - - - -	148.5 mW
Device types 03 and 04-	- - - - -	170.5 mW
Lead temperature (soldering, 10 seconds)-	- - - - -	300°C

1/ Must withstand the added P_D due to short-circuit test (e.g., I₀).

Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use in improving this document should be addressed to: Rome Air Development Center (RBE-2), Griffiss AFB, NY 13441, by using the self-addressed Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter.

Thermal resistance, junction-to-case (θ_{JC}):
 Cases K, L, R, S- - - - - (See MIL-M-38510, appendix C)
 Cases 2, 3- - - - - 60°C/W 2/
 Junction temperature (T_J) 3/- - - - - +175°C

1.4 Recommended operating conditions.

Supply voltage (V_{CC})	- - - - -	4.5 V dc minimum to 5.5 V dc maximum
Minimum high-level input voltage (V_{IH})	- -	2.0 V dc
Maximum low-level input voltage (V_{IL})	- -	0.8 V dc
Case operating temperature range (T_C)	- -	-55°C to +125°C
Input set-up time, $t_{(setup)}$:		
Device types 01, 02, 03, and 04	- - - -	10 ns minimum
Input hold time, $t_{(hold)}$:		
Device types 01 and 03	- - - -	7 ns minimum
Device types 02 and 04	- - - -	10 ns minimum
Input pulse width, (t_p):		
Device types 01 and 03 (Enable)	- - - -	10 ns minimum
Device types 02 and 04 (Enable)	- - - -	15 ns minimum
Device type 03 (Clear)	- - - -	15 ns minimum
Device type 04 (Preset)	- - - -	15 ns minimum

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this specification to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this specification and the references cited herein (except for associated detail specifications, specification sheets or MS standards), the text of this specification shall take precedence. Nothing in this specification, however, shall supersede applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Detail specification. The individual item requirements shall be in accordance with MIL-M-38510, and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.

3.2.1 Terminal connections and logic diagrams. The terminal connections and logic diagrams shall be as specified on figures 1 and 2 respectively.

2/ When a thermal resistance value is included in MIL-M-38510, appendix C, it shall supersede the value stated herein.

3/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening methods per method 5004 of MIL-STD-883.

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions $-55^{\circ}\text{C} \leq T_C \leq +125^{\circ}\text{C}$		Device type	Limits		Unit
					Min	Max	
High-level output voltage	V_{OH}	$V_{CC} = 4.5\text{ V}$ $I_{OH} = 1.0\text{ mA}$ $V_{IH} = 2.0\text{ V}$		A11	2.4		V
Low-level output voltage	V_{OL}	$V_{CC} = 4.5\text{ V}$ $I_{OL} = 12\text{ mA}$ $V_{IL} = 0.8\text{ V}$		A11		0.4	V
Input clamp voltage	V_{IC}	$V_{CC} = 4.5\text{ V}$ $I_{IN} = -18\text{ mA}$ $T_C = +25^{\circ}\text{C}$		A11		-1.5	V
Low-level input current	I_{IL}	$V_{CC} = 5.5\text{ V}$ $V_{IL} = 0.4\text{ V}$		A11	0	-200	μA
High-level input current	I_{IH1}	$V_{CC} = 5.5\text{ V}$ $V_{IH} = 2.7\text{ V}$		A11		20	μA
	I_{IH2}	$V_{CC} = 5.5\text{ V}$ $V_{IH} = 7.0\text{ V}$		A11		110	μA
Output current 1/	I_O	$V_{CC} = 5.5\text{ V}$ $V_O = 2.25\text{ V}$		01	-15	-112	mA
				02,03,04	-15	-110	
Output current, high level, outputs off	I_{OZH}	$V_{CC} = 5.5\text{ V}$ $V_{OH} = 2.7\text{ V}$		A11		20	μA
Output current, low level, outputs off	I_{OZL}	$V_{CC} = 5.5\text{ V}$ $V_{OH} = 0.4\text{ V}$		A11		-20	μA
Supply current, outputs high	I_{CCH}	$V_{CC} = 5.5\text{ V}$	$V_{IN} = 5.0\text{ V}$	01		19	mA
				03		21	
			$V_{IN} = 0\text{ V}$	02		17	
				04		21	
Supply current, outputs low	I_{CCL}	$V_{CC} = 5.5\text{ V}$	$V_{IN} = 0\text{ V}$	01		24	mA
				03		29	
			$V_{IN} = 5.0\text{ V}$	02		24	
				04		29	
Supply current, outputs disabled	I_{CCZ}	$V_{CC} = 5.5\text{ V}$ $V_{OC} = 5.0\text{ V}$	$V_{IN} = 0\text{ V}$	01		27	mA
				03		31	
			$V_{IN} = 5.5\text{ V}$	02		27	
				04		31	

See footnote at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ Tc ≤ +125°C	Device type	Limits		Unit
				Min	Max	
Propagation delay time to low level (clear or preset to output)	t _{PHL1}	V _{CC} = 5.0 V C _L = 50 pF ±10% R _L = 500Ω	03,04	6	24	ns
Propagation delay time to high level (enable to output)	t _{PLH2}		01	8	27	ns
			02,03	8	29	
			04	8	31	
Propagation delay time to low level (enable to output)	t _{PHL2}		01	8	20	ns
			02,03, 04	8	22	
Propagation delay time to high level (data to output)	t _{PLH3}		01,03	2	15	ns
			02	3	21	
			04	3	23	
Propagation delay time to low level (data to output)	t _{PHL3}		01,03	2	15	ns
			02,04	3	15	
Output control on to high-level output	t _{pZH}		A11	4	21	ns
Output control on to low-level output	t _{pZL}		A11	4	21	ns
High-level output to output control off	t _{PHZ}		01	2	12	ns
			02,03,04	2	10	
Low-level output to output control off	t _{PLZ}		01	3	18	ns
			02,04	3	15	
			03	2	15	

1/ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I_{OS} .

3.2.2 Truth tables. The truth tables shall be as specified on figure 3.

3.2.3 Schematic circuits. Schematic circuits shall be submitted to the preparing activity prior to inclusion of a manufacturer's device in the specification and shall be submitted to the qualifying activity and agent activity (DESC-ECS) as a prerequisite for qualification. All qualified manufacturers' schematics shall be maintained by the agent activity and will be available upon request.

3.2.4 Case outlines. The case outlines shall be as specified in MIL-M-38510 and 1.2.3 herein.

3.3 Lead material and finish. The lead material and finish shall be in accordance with MIL-M-38510 (see 6.4).

3.4 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I, and apply over the full recommended case operating temperature range.

3.5 Electrical test requirements. The electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table III.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (see table III)	
	Class S devices	Class B devices
Interim electrical parameters (method 5004)	1	1
Final electrical tests (method 5004)	1*, 2, 3, 7, 9, 10, 11	1*, 2, 3, 7, 9
Group A test requirements (method 5005)	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 9
Group B electrical tests (method 5005) subgroup 5	1, 2, 3, 9, 10, 11	N/A
Group C end-point electrical parameters (method 5005)	N/A	1, 2, 3
Additional electrical subgroups for group C periodic inspections	N/A	10, 11
Group D end-point electrical parameters (method 5005)	1, 2, 3	1, 2, 3

*PDA applies to subgroup 1 (see 4.2c).

3.6 Marking. Marking shall be in accordance with MIL-M-38510.

3.7 Microcircuit group assignment. The devices covered by this specification shall be in microcircuit group number 10 (see MIL-M-38510, appendix E).

4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-M-38510 and MIL-STD-883, methods 5005 and 5007, as applicable, except as modified herein.

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to qualification and quality conformance inspection. The following additional criteria shall apply:

a. Burn-in test (method 1015 of MIL-STD-883).

(1) Test condition D or E, using the circuit shown on figure 4, or equivalent.

(2) $T_A = +125^\circ\text{C}$ minimum.

b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical test parameters prior to burn-in are optional at the discretion of the manufacturer.

c. The percent defective allowable (PDA) shall be as specified in MIL-M-38510.

4.3 Qualification inspection. Qualification inspection shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).

4.4 Quality conformance inspection. Quality conformance inspection shall be in accordance with MIL-M-38510 and as specified herein. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection. Group A inspection shall be in accordance with table I of method 5005 of MIL-STD-883 and as follows:

a. Tests shall be as specified in table II herein.

b. Subgroups 4, 5, and 6 shall be omitted.

4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of method 5005 of MIL-STD-883. Electrical parameters shall be as specified in table II herein.

4.4.3 Group C inspection. Group C inspection shall be in accordance with table III of method 5005 of MIL-STD-883 and as follows:

a. End-point electrical parameters shall be as specified in table II herein.

b. Subgroups 3 and 4 shall be added to the group C inspection requirements for class B devices and shall consist of the tests, conditions, and limits specified for subgroups 10 and 11 of group A.

c. Steady-state life test (see method 1005 of MIL-STD-883):

(1) Test condition D or E, using the circuit shown on figure 4, or equivalent.

(2) $T_A = +125^{\circ}\text{C}$ minimum.

(3) Test duration: 1,000 hours, except as permitted by appendix B of MIL-M-38510, and method 1005 of MIL-STD-883.

4.4.4 Group D inspection. Group D inspection shall be in accordance with table IV of method 5005 of MIL-STD-883. End-point electrical tests shall be as specified in table II herein.

4.5 Methods of inspection. Methods of inspection shall be specified as follows.


4.5.1 Voltage and current. All voltages given are referenced to the microcircuit ground terminal. Currents given are conventional and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be as specified in MIL-M-38510.

Device type 01

Cases R and S



Device type 01

Case 2





FIGURE 1. Terminal connections.

Device type 02

Cases R and S



Device Type 02

Case 2





FIGURE 1. Terminal connections - Continued.

Device type 03

Cases K and L



Device type 03

Case 3






FIGURE 1. Terminal connections - Continued.

Device type 04

Cases K and L

Device type 04

Case 3

FIGURE 1. Terminal connections - Continued.

Device type 01





FIGURE 2. Logic diagrams.

Device type 02

FIGURE 2. Logic diagrams - Continued.

Device type 03





FIGURE 2. Logic diagrams - Continued.

Device type 04FIGURE 2. Logic diagrams - Continued.

Device type 01

Output control	Enable	Data	Output
\overline{OC}	EN C	D	Q
H	X	X	Z
L	L	X	Q_0
L	H	L	L
L	H	H	H

Device type 02

Output control	Enable	Data	Output
\overline{OC}	EN C	D	\overline{Q}
H	X	X	Z
L	L	X	$\overline{Q_0}$
L	H	L	H
L	H	H	L

Device type 03

Output control	Clear	Enable	Data	Output
\overline{OC}	\overline{CLR}	EN C	D	Q
H	X	X	X	Z
L	L	X	X	L
L	H	L	X	Q_0
L	H	H	L	L
L	H	H	H	H


Device type 04

Output control	Preset	Enable	Data	Output
\overline{OC}	\overline{PRE}	EN C	D	\overline{Q}
H	X	X	X	Z
L	L	X	X	L
L	H	L	X	Q_0
L	H	H	L	H
L	H	H	H	L


H = High level (steady state)
 L = Low level (steady state)
 Z = High impedance state
 X = Irrelevant
 Q_0 = The level of Q or \overline{Q} before the indicated input conditions were established.

FIGURE 3. Truth tables.


Device type 01




Device type 02

FIGURE 4. Burn-in and life test circuits.

Device type 03





Device type 04



NOTES:

1. CPA = 100 kHz 50% square wave; duty cycle = 50 ±15%; V_{IL} = -0.5 V minimum to 0.7 V maximum; V_{IH} = 2.0 V minimum to 5.5 V maximum.
2. CPB is same as CPA, synchronized with CPA, except 50 kHz ±50% square wave.
3. R2 = 470Ω ±5%.
4. R₁ and V_{CC} shall be chosen to insure 5.0 V minimum is present at device V_{CC} terminal.


FIGURE 4. Burn-in and life test circuits - Continued.

TEST CIRCUITVOLTAGE WAVEFORMS

NOTES:

1. Enable input pulse characteristics: $t_1 = t_0 = 6 \pm 1.5$ ns; t_p (enable) = 10 ns; $PRR \leq 1$ MHz; $Z_{OUT} \cong 50\Omega$.
2. $C_L = 50$ pF $\pm 10\%$ (including jig and probe capacitance).
3. $R_L = 499\Omega \pm 1\%$.



FIGURE 5. Enable switching test circuit and waveforms (device type 01).



NOTES:

1. Enable input pulse characteristics: $t_0 = 6 \pm 1.5$ ns; $PRR \leq 1$ MHz; $Z_{OUT} \approx 50\Omega$.
2. D input pulse characteristics: $t_1 = t_0 = 6 \pm 1.5$ ns; $t_{setup} = 10$ ns; $t_{hold} = 7$ ns; $t_p = 17$ ns; $Z_{OUT} \approx 50\Omega$.
3. $C_L = 50$ pF 10% (including jig and probe capacitance).
4. $R_L = 499\Omega \pm 1\%$.



FIGURE 5. Data switching test circuit and waveforms (device type 01).



NOTES:

1. Output control input pulse characteristics: $t_0 = t_1 = 6 \pm 1.5 \text{ ns}$; $t_p \geq 200 \text{ ns}$; $\text{PRR} \leq 1 \text{ MHz}$; $Z_{\text{OUT}} \cong 50\Omega$.
2. $C_L = 50 \text{ pF} \pm 10\%$ (including jig and probe capacitance).
3. $R_L = R_{L1} = 499\Omega \pm 1\%$.


FIGURE 5. Tri-state switching test circuit and waveforms for device type 01.



NOTES:

1. Enable input pulse characteristics: $t_1 = t_0 = 6 \pm 1.5 \text{ ns}$; $t_p(\text{enable}) = 15 \text{ ns}$; $\text{PRR} \leq 1 \text{ MHz}$; $Z_{\text{OUT}} \approx 50\Omega$.
2. $C_L = 50 \text{ pF} \pm 10\%$ (including jig and probe capacitance).
3. $R_L = 499\Omega \pm 1\%$.


FIGURE 5. Enable switching test circuit and waveforms (device type 02).



NOTES:

1. Enable input pulse characteristics: $t_0 = 6 \pm 1.5 \text{ ns}$; $t_p = 15 \text{ ns}$; $\text{PRR} \leq 1 \text{ MHz}$, $Z_{\text{OUT}} \cong 50\Omega$.
2. D input pulse characteristics: $t_1 = t_0 = 6 \pm 1.5 \text{ ns}$; $t_{\text{setup}} = 10 \text{ ns}$; $t_{\text{hold}} = 10 \text{ ns}$; $t_p = 20 \text{ ns}$; PRR is 50% of enable PRR , $Z_{\text{OUT}} \cong 50\Omega$.
3. $C_L = 50 \text{ pF} \pm 10\%$ (including jig and probe capacitance).
4. $R_L = 499\Omega \pm 1\%$.



FIGURE 5. Data switching test circuit and waveforms (device type 02).



NOTES:

1. Output control input pulse characteristics: $t_0 = t_1 = 6 \pm 1.5$ ns; $t_p \geq 200$ ns; $PRR \leq 1$ MHz; $Z_{OUT} \cong 50\Omega$.
2. $C_L = 50$ pF $\pm 10\%$ (including jig and probe capacitance).
3. $R_L = R_{L1} = 499\Omega \pm 1\%$.



FIGURE 5. Tri-state switching test circuit and waveforms for device type 02.



NOTES:

1. Clear input dominates regardless of state of D input.
2. Clear input pulse characteristics: $t_1 = t_0 = 6 \pm 1.5$ ns; t_p (clear) = 15 ns; $PRR \leq 1$ MHz, $Z_{OUT} \approx 50\Omega$.
3. $C_L = 50$ pF $\pm 10\%$ (including jig and probe capacitance).
4. $R_L = 499\Omega \pm 1\%$.


FIGURE 5. Clear switching test circuit and waveforms (device type 03).



NOTES:

1. Enable input pulse characteristics: $t_r = t_f = 6 \pm 1.5$ ns; $t_p(\text{enable}) = 10$ ns; $\text{PRR} \leq 1$ MHz; $Z_{\text{OUT}} \approx 50\Omega$.
2. $C_L = 50$ pF $\pm 10\%$ (including jig and probe capacitance).
3. $R_L = 499\Omega \pm 1\%$.


FIGURE 5. Enable switching test circuit and waveforms (device type 03).



NOTES:

1. Enable input pulse characteristics: $t_0 = 6 \pm 1.5$ ns; $t_p = 10$ ns; $PRR \leq 1$ MHz; $Z_{OUT} \cong 50\Omega$.
2. D input pulse characteristics: $t_1 = t_0 = 6 \pm 1.5$ ns; $t_{setup} = 10$ ns; $t_{hold} = 7$ ns; $t_p = 17$ ns; PRR is 50% of Enable PRR ; $Z_{OUT} \cong 50\Omega$.
3. $C_L = 50$ pF $\pm 10\%$ (including jig and probe capacitance).
4. $R_L = 499\Omega \pm 1\%$.



FIGURE 5. Data switching test circuit and waveforms (device type 03).



NOTES:

1. Output control input pulse characteristics: $t_0 = t_1 = 6 \pm 1.5 \text{ ns}$; $t_p \geq 200 \text{ ns}$;
 $\text{PRR} \leq 1 \text{ MHz}$; $Z_{\text{OUT}} \approx 50\Omega$.
2. $C_L = 50 \text{ pF} \pm 10\%$ (including jig and probe capacitance).
3. $R_L = R_{L1} = 499\Omega \pm 1\%$.



FIGURE 5. Tri-state switching test circuit and waveforms for device type 03.



NOTES:

1. Preset input dominates regardless of state of D input.
2. Preset input pulse characteristics: $t_0 = 6 \pm 1.5 \text{ ns}$; $t_p(\text{preset}) = 15 \text{ ns}$; $\text{PRR} \leq 1 \text{ MHz}$; $Z_{\text{OUT}} \approx 50\Omega$.
3. $C_L = 50 \text{ pF} \pm 10\%$ (including jig and probe capacitance).
4. $R_L = 499\Omega \pm 1\%$.


FIGURE 5. Preset switching test circuit and waveforms for device type 04.



NOTES:

1. Enable input pulse characteristics: $t_1 = t_0 = 6 \pm 1.5 \text{ ns}$; $t_p(\text{enable}) = 15 \text{ ns}$; $\text{PRR} \leq 1 \text{ MHz}$; $Z_{\text{OUT}} \approx 50\Omega$.
2. $C_L = 50 \text{ pF} \pm 10\%$ (including jig and probe capacitance).
3. $R_L = 499\Omega \pm 1\%$.


FIGURE 5. Enable switching test circuit and waveforms (device type 04).



NOTES:

1. Enable input pulse characteristics: $t_0 = 6 \pm 1.5$ ns; $t_p = 15$ ns; $PRR \leq 1$ MHz; $Z_{OUT} \approx 50\Omega$.
2. D input pulse characteristics: $t_1 = t_0 = 6 \pm 1.5$ ns; $t_{setup} = 10$ ns; $t_{HOLD} = 10$ ns; $t_p = 20$ ns; PRR is 50% of enable PRR , $Z_{OUT} \approx 50\Omega$.
3. $C_L = 50$ pF 10% (including jig and probe capacitance).
4. $R_L = 499\Omega \pm 1\%$.

FIGURE 5. Data switching test circuit and waveforms (device type 04).



NOTES:

- Output control input pulse characteristics: $t_0 = t_1 = 6 \pm 1.5$ ns; $t_p \geq 200$ ns; $PRR \leq 1$ MHz; $Z_{OUT} \approx 50\Omega$.
- $C_L = 50$ pF $\pm 10\%$ (including jig and probe capacitance).
- $R_L = R_{L1} = 499\Omega \pm 1\%$.

FIGURE 5. Tri-state switching test circuit and waveforms for device type 04.

TABLE III. Group A inspection for device type 01.
Terminal conditions (pins not designated may be high ≥ 2.0 V, low < 0.8 V, or open).

Subgroup	Symbol	MIL - Cases STD-883R,S,2 method	Test no.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	Measured terminal	Test limits		Unit	
				0C	1D	2D	3D	4D	5D	6D	7D	8D	0ND	ENC	8Q	7Q	6Q	5Q	4Q	3Q	2Q	1Q	V _{CC}		Min	Max		
1 T _C =+25°C	V _{OH}	3006	1	0.8 V	2.0 V								GND	2.0 V									-1.0 mA	4.5 V	1Q	2.4	V	
			2	"	"	2.0 V	2.0 V	2.0 V	2.0 V	2.0 V	2.0 V	2.0 V	"	"	"										2Q	"	"	
			3	"	"	"	"	"	"	"	"	"	"	"	"										3Q	"	"	
			4	"	"	"	"	"	"	"	"	"	"	"	"										4Q	"	"	
			5	"	"	"	"	"	"	"	"	"	"	"	"										5Q	"	"	
			6	"	"	"	"	"	"	"	"	"	"	"	"										6Q	"	"	
			7	"	"	"	"	"	"	"	"	"	"	"	"										7Q	"	"	
			8	"	"	"	"	"	"	"	"	2.0 V	2.0 V	2.0 V	"	"	-1.0 mA	-1.0 mA							8Q	"	"	
	V _{OL}	3007	9	"	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	"	"									12 mA	"	0.4	"		
			10	"	"	"	"	"	"	"	"	"	"	"	"									"	2Q	"	"	
			11	"	"	"	"	"	"	"	"	"	"	"	"									"	3Q	"	"	
			12	"	"	"	"	"	"	"	"	"	"	"	"									"	4Q	"	"	
			13	"	"	"	"	"	"	"	"	"	"	"	"									"	5Q	"	"	
			14	"	"	"	"	"	"	"	"	"	"	"	"									"	6Q	"	"	
			15	"	"	"	"	"	"	"	"	"	"	"	"									"	7Q	"	"	
			16	"	"	"	"	"	"	"	"	0.8 V	0.8 V	0.8 V	"	"	12 mA	12 mA							"	8Q	"	"
	V _{TC}		17	-18 mA	-18 mA	-18 mA	-18 mA	-18 mA	-18 mA	-18 mA	-18 mA	-18 mA	"	"										0C		-1.5	"	
			18	"	"	"	"	"	"	"	"	"	"	"	"									"	1Q	"	"	
			19	"	"	"	"	"	"	"	"	"	"	"	"									"	2Q	"	"	
			20	"	"	"	"	"	"	"	"	"	"	"	"									"	3Q	"	"	
			21	"	"	"	"	"	"	"	"	"	"	"	"									"	4Q	"	"	
			22	"	"	"	"	"	"	"	"	"	"	"	"									"	5Q	"	"	
			23	"	"	"	"	"	"	"	"	"	"	"	"									"	6Q	"	"	
			24	"	"	"	"	"	"	"	"	"	"	"	"									"	7Q	"	"	
			25	"	"	"	"	"	"	"	"	"	"	"	"									"	8Q	"	"	
			26	"	"	"	"	"	"	"	"	"	"	"	-18 mA										ENC	"	"	"
	I _{IL}	3009	27	0.4 V	0.4 V	0.4 V	0.4 V	0.4 V	0.4 V	0.4 V	0.4 V	0.4 V	"	"									5.5 V	0C		1/	μA	
			28	"	"	"	"	"	"	"	"	"	"	"	"									"	1Q	"	"	"
			29	"	"	"	"	"	"	"	"	"	"	"	"									"	2Q	"	"	"
			30	"	"	"	"	"	"	"	"	"	"	"	"									"	3Q	"	"	"
			31	"	"	"	"	"	"	"	"	"	"	"	"									"	4Q	"	"	"
			32	"	"	"	"	"	"	"	"	"	"	"	"									"	5Q	"	"	"
			33	"	"	"	"	"	"	"	"	"	"	"	"									"	6Q	"	"	"
			34	"	"	"	"	"	"	"	"	"	"	"	"									"	7Q	"	"	"
			35	"	"	"	"	"	"	"	"	"	"	"	"									"	8Q	"	"	"
			36	"	"	"	"	"	"	"	"	0.4 V	0.4 V	0.4 V	"	0.4 V									ENC	"	"	"
			37	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	"	"									0C		20	"
	I _{IH1}	3010	38	"	"	"	"	"	"	"	"	"	"	"	"								"	1Q	"	"	"	
			39	"	"	"	"	"	"	"	"	"	"	"	"									"	2Q	"	"	"
			40	"	"	"	"	"	"	"	"	"	"	"	"									"	3Q	"	"	"
			41	"	"	"	"	"	"	"	"	"	"	"	"									"	4Q	"	"	"
			42	"	"	"	"	"	"	"	"	"	"	"	"									"	5Q	"	"	"
			43	"	"	"	"	"	"	"	"	"	"	"	"									"	6Q	"	"	"
			44	"	"	"	"	"	"	"	"	"	"	"	"									"	7Q	"	"	"
			45	"	"	"	"	"	"	"	"	"	"	"	"									"	8Q	"	"	"
			46	"	"	"	"	"	"	"	"	"	"	"	"									"	ENC	"	"	"
			47	7.0 V	7.0 V	7.0 V	7.0 V	7.0 V	7.0 V	7.0 V	7.0 V	7.0 V	7.0 V	7.0 V	"	"									0C		100	"
	I _{IH2}		48	"	"	"	"	"	"	"	"	"	"	"	"								"	1Q	"	"	"	
			49	"	"	"	"	"	"	"	"	"	"	"	"									"	2Q	"	"	"
			50	"	"	"	"	"	"	"	"	"	"	"	"									"	3Q	"	"	"
			51	"	"	"	"	"	"	"	"	"	"	"	"									"	4Q	"	"	"
			52	"	"	"	"	"	"	"	"	"	"	"	"									"	5Q	"	"	"
			53	"	"	"	"	"	"	"	"	"	"	"	"									"	6Q	"	"	"
			54	"	"	"	"	"	"	"	"	"	"	"	"									"	7Q	"	"	"
			55	"	"	"	"	"	"	"	"	"	"	"	"									"	8Q	"	"	"
			56	"	"	"	"	"	"	"	"	"	"	"	"									"	ENC	"	"	"

See footnotes at end of device type 01.

TABLE III. Group A inspection for device type 01 - Continued.
Terminal conditions (pins not designated may be high ≥ 2.0 V, low ≤ 0.8 V, or open).

Subgroup	Symbol	MIL-STD-883R, S.2 Method	Cases Test no.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	Measured terminal	Test limits Min	Test limits Max	Unit				
1 T _C =+25°C	I ₀	3011 Z/ W/ " " " " " " " " " "	57	GND	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	GND	ENC	8Q					2.25 V	12.25 V	2.25 V	2.25 V	1Q 2Q 3Q 4Q 5Q 6Q 7Q 8Q	3/ -15 -70	mA					
			58	"										"	"	"										"	"				
			59	"										"	"	"										"	"				
			60	"										"	"	"										"	"				
			61	"										"	"	"										"	"				
			62	"										"	"	"										"	"				
			63	"										"	"	"										"	"				
			64	"										"	"	"										"	"				
			65	5.0 V	2.0 V	2.0 V	2.0 V	2.0 V	2.0 V	2.0 V	2.0 V	2.0 V	2.0 V	2.0 V	"	"	"										20	μA			
			66	"											"	"	"										"	"			
			67	"											"	"	"										"	"			
10ZH			68	"									"	"	"											"	"				
			69	"										"	"	"										"	"				
			70	"										"	"	"										"	"				
			71	"										"	"	"										"	"				
			72	"										"	"	"										"	"				
			73	5.0 V	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	"	"	"										-20	"			
			74	"											"	"	"									"	"				
			75	"											"	"	"									"	"				
			76	"											"	"	"									"	"				
			77	"											"	"	"									"	"				
			78	"											"	"	"									"	"				
10ZL			79	"									"	"	"											"	"				
			80	"										"	"	"										"	"				
			81	GND	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	"	"	"											19	mA			
			82	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	"	"	"										"	"			
			83	5.0 V	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	"	"	"										"	"			
			10CH			84	B	B	B	B	B	B	B	B	B	GND	A	L	L	L	L	L	L	L	L	L	5.0 V	All outputs	5/ "	5/ "	
						85	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
						86	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
						87	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
						88	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
						89	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
90	"	"				"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"			
91	"	"				"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"			
92	"	"				"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"			
7 4/ 9 T _C =+25°C	Truth table tests	3014 " " " " " " " " " " " "				84	B	B	B	B	B	B	B	B	B	GND	A	L	L	L	L	L	L	L	L	L	5.0 V	All outputs	5/ "	5/ "	
						85	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			86	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"			
			87	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"			
			88	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"			
			89	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"			
			90	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"			
			91	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"			
			92	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"			
			8 9 T _C =+25°C	t _{PLH2} Fig. 5	3003 " " " " " " " " " " " "	93	GND	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	"	IN										15.0 V	ENC to 10	8	20	ns
						94	"										"	"	"								"	"	"	"	"
95	"													"	"	"								"	"	"	"	"			
96	"													"	"	"								"	"	"	"	"			
97	"													"	"	"								"	"	"	"	"			
98	"													"	"	"								"	"	"	"	"			
99	"													"	"	"								"	"	"	"	"			
100	"													"	"	"								"	"	"	"	"			
2						81	GND	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	"	"	"											19	mA	
						82	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	"	"	"										"	"
						83	5.0 V	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	"	"	"										"	"
			3			84	B	B	B	B	B	B	B	B	GND	A	L	L	L	L	L	L	L	L	L	5.0 V	All outputs	5/ "	5/ "		
						85	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
						86	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
						87	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
						88	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
						89	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
						90	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
						91	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
92	"	"				"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"			
8						93	GND	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	"	IN										15.0 V	ENC to 10	8	20	ns
						94	"										"	"	"								"	"	"	"	"
			95	"										"	"	"								"	"	"	"	"			
			96	"										"	"	"								"	"	"	"	"			
			97	"										"	"	"								"	"	"	"	"			
			98	"										"	"	"								"	"	"	"	"			
			99	"										"	"	"								"	"	"	"	"			
			100	"										"	"	"								"	"	"	"	"			
			2			81	GND	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	"	"	"											19	mA	
						82	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	"	"	"										"	"
						83	5.0 V	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	"	"	"										"	"
3						84	B	B	B	B	B	B	B	B	GND	A	L	L	L	L	L	L	L	L	L	5.0 V	All outputs	5/ "	5/ "		
						85	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
						86	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
						87	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
						88	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
						89	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
						90	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
						91	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			92	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"			
			8			93	GND	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	"	IN										15.0 V	ENC to 10	8	20	ns
						94	"										"	"	"								"	"	"	"	"
95	"													"	"	"								"	"	"	"	"			
96	"													"	"																

TABLE III. Group A inspection for device type 01 - Continued.

See footnotes at end of device type 01.

TABLE III. Group A inspection for device type 01 - Continued.
Terminal conditions (pins not designated may be high ≥ 2.0 V, low ≤ 0.8 V, or open).

Subgroup	Symbol	MIL-STD-883B, S.2 Test method	Cases Test no.																	Measured terminal	Test limits		Unit				
				1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16		17	18		19	20	V _{CC}	Min
10 T _C =+125°C	t _{PLH2}																								8	27	ns
	t _{PHL2}																								4	20	"
	t _{PLH3}																								2	15	"
	t _{PHL3}																								2	15	"
	t _{PZH}																								4	21	"
	t _{PZL}																								4	21	"
	t _{PHZ}																								2	12	"
t _{PLZ}																								2	18	"	
11 T _C =-55°C	Same tests, terminal conditions, and limits as for subgroup 10, except T _C = -55°C.																										

1/ I_{IL} limits shall be as follows:

Test	Limits in μA for circuit		
	A	B	C
I_{IL}	0/-200	0/-100	0/-200

2/ Method 3011 shall be used, except the output voltage shall be as specified herein, and the output current shall be operating rather than short-circuit current. The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current I_{OS} .

3/ I_O limits shall be as follows:

Test	Limits in mA for circuit		
	A	B	C
I_O	-30/-112	-15/-110	-70/-110

4/ Tests shall be performed in sequence, attributes data only.

5/ Outputs shall be high ≥ 1.5 V, low ≤ 1.5 V.

TABLE III. Group A inspection for device type 02.
Terminal conditions (pins not designated may be high ≥ 2.0 V, low ≤ 0.8 V, or open).

Subgroup	Symbol	MIL-STD-883 R,S,2 method	Cases Test no.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	Measured terminal	Test limits	Unit
																								Min	Max	
1 $T_C = +25^\circ\text{C}$	V _{OH}	3006	1	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	GND	ENC	8Q	7Q	6Q	5Q	4Q	3Q	2Q	1Q	V _{CC}	1Q	2.4	V
			2	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	2Q	"	"
			3	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	3Q	"	"
			4	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	4Q	"	"
			5	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	5Q	"	"
			6	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	6Q	"	"
			7	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	7Q	"	"
			8	"	"	"	"	"	"	"	"	0.8 V	"	"	-1.0 mA	-1.0 mA	-1.0 mA	-1.0 mA	-1.0 mA	-1.0 mA	-1.0 mA	-1.0 mA	"	8Q	"	"
	V _{OL}	3007	9	"	12.0 V	12.0 V	12.0 V	12.0 V	12.0 V	12.0 V	12.0 V	12.0 V	"	"	"	"	"	"	"	"	12 mA	12 mA	"	1Q	0.4	"
			10	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	2Q	"	"
			11	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	3Q	"	"
			12	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	4Q	"	"
			13	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	5Q	"	"
			14	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	6Q	"	"
			15	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	7Q	"	"
			16	"	"	"	"	"	"	"	"	2.0 V	"	"	12 mA	12 mA	12 mA	12 mA	12 mA	12 mA	12 mA	12 mA	"	8Q	"	"
	V _{IC}		17	-18 mA	-18 mA	-18 mA	-18 mA	-18 mA	-18 mA	-18 mA	-18 mA	-18 mA	"	"	"	"	"	"	"	"	"	"	"	0C	-1.5	"
			18	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	1D	"	"
			19	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	2D	"	"
			20	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	3D	"	"
			21	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	4D	"	"
			22	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	5D	"	"
			23	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	6D	"	"
			24	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	7D	"	"
	I _{IL}	3009	27	0.4 V	0.4 V	0.4 V	0.4 V	0.4 V	0.4 V	0.4 V	0.4 V	0.4 V	"	"	"	"	"	"	"	"	"	"	5.5 V	0C	1/	"
			28	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	1D	1/	"
			29	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	2D	"	"
			30	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	3D	"	"
			31	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	4D	"	"
			32	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	5D	"	"
			33	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	6D	"	"
			34	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	7D	"	"
	I _{IH1}	3010	37	12.7 V	12.7 V	12.7 V	12.7 V	12.7 V	12.7 V	12.7 V	12.7 V	12.7 V	"	"	"	"	"	"	"	"	"	"	"	0C	20	"
			38	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	1D	"	"
			39	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	2D	"	"
			40	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	3D	"	"
			41	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	4D	"	"
			42	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	5D	"	"
			43	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	6D	"	"
			44	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	7D	"	"
	I _{IH2}		45	"	"	"	"	"	"	"	"	2.7 V	"	"	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	"	0C	100	"
			46	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	1D	"	"
			47	7.0 V	7.0 V	7.0 V	7.0 V	7.0 V	7.0 V	7.0 V	7.0 V	7.0 V	"	"	"	"	"	"	"	"	"	"	"	2D	"	"
			48	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	3D	"	"
			49	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	4D	"	"
			50	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	5D	"	"
			51	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	6D	"	"
			52	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	7D	"	"
			53	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	0C	"	"
			54	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	1D	"	"
			55	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	2D	"	"
			56	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	3D	"	"
			57	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	4D	"	"
			58	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	5D	"	"
			59	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	6D	"	"
			60	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	7D	"	"

TABLE III. Group A inspection for device type 02. - Continued.
Terminal conditions (pins not designated may be high ≥ 0 V, low ≤ 0.8 V, or open).

Subgroup	Symbol	MIL-STD-883R S.2 method	Cases Test no.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	Measured terminal	Test limits	Unit	
				OC	1D	2D	3D	4D	5D	6D	7D	8D	GND	ENC	8Q	7Q	6Q	5Q	4Q	3Q	2Q	1Q	VCC		Min	Max	
1 TC=+25°C	I0 2/	3011	57	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	5.0 V					2.25 V	2.25 V				10.5 V	3/-15	mA	
			58	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	2.25 V	2.25 V				"	20	-70	"
			59	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	2.25 V	2.25 V				"	30	"	"
			60	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	2.25 V	2.25 V				"	40	"	"
			61	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	2.25 V	2.25 V				"	50	"	"
			62	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	2.25 V	2.25 V				"	60	"	"
			63	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	2.25 V	2.25 V				"	70	"	"
			64	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	2.25 V	2.25 V				"	80	"	"
I0ZH		65	5.0 V	10.8 V	10.8 V	10.8 V	10.8 V	10.8 V	10.8 V	10.8 V	10.8 V	10.8 V	"	"	"	"	"	2.7 V	2.7 V				"	10	20	µA	
		66	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	2.7 V	2.7 V				"	20	"	"	
		67	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	2.7 V	2.7 V				"	30	"	"	
		68	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	2.7 V	2.7 V				"	40	"	"	
		69	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	2.7 V	2.7 V				"	50	"	"	
		70	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	2.7 V	2.7 V				"	60	"	"	
		71	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	2.7 V	2.7 V				"	70	"	"	
		72	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	2.7 V	2.7 V				"	80	"	"	
I0ZL		73	"	2.0 V	2.0 V	2.0 V	2.0 V	2.0 V	2.0 V	2.0 V	2.0 V	2.0 V	"	"	"	"	"	0.4 V	0.4 V				"	10	-20	"	
		74	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	0.4 V	0.4 V				"	20	"	"	
		75	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	0.4 V	0.4 V				"	30	"	"	
		76	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	0.4 V	0.4 V				"	40	"	"	
		77	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	0.4 V	0.4 V				"	50	"	"	
		78	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	0.4 V	0.4 V				"	60	"	"	
		79	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	0.4 V	0.4 V				"	70	"	"	
		80	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	0.4 V	0.4 V				"	80	"	"	
ICCH	3005	81	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	"	"	"	"	"						"	VCC	17	mA	
		82	GND	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	"	"	"	"	"						"	VCC	24	mA	
		83	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	5.0 V	"	"	"	"	"						"	VCC	27	mA	
2	Same tests, terminal conditions, and limits as for subgroup 1, except TC = +125°C and VIC tests are omitted.																										
3	Same tests, terminal conditions, and limits as for subgroup 1, except TC = -55°C and VIC tests are omitted.																										
7 4/ TC=+25°C	Truth table tests	3014	84	B	A	A	A	A	A	A	A	A	A	GND	A	A	A	A	A	A	A	A	A	5.0 V	All outputs	5/	5/
			85	"	B	A	A	A	A	A	A	A	A	"	B	B	B	B	B	B	B	B	B	"	"	"	"
			86	"	"	A	A	A	A	A	A	A	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			87	"	"	A	A	A	A	A	A	A	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			88	"	"	A	A	A	A	A	A	A	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			89	"	"	A	A	A	A	A	A	A	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			90	"	"	A	A	A	A	A	A	A	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			91	"	"	A	A	A	A	A	A	A	A	"	"	"	"	"	"	"	"	"	"	"	"	"	"
8	Same tests, terminal conditions, and limits as for subgroup 7, except TC = +125°C and -55°C.	3003	93	GND	GND	GND	GND	GND	GND	GND	GND	GND	"	IN	"	"	"	"	"	"	"	"	OUT	5.0 V	ENC to 10	8	22
			94	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			95	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			96	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			97	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			98	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			99	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			100	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"

TABLE III. Group A inspection for device type 02 - Continued.
Terminal conditions (pins not designated may be high ≥ 2.0 V, low < 0.8 V, or open).

Subgroup	Symbol	MIL-STD-883R, S.2 Method	Cases Test no.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	Measured		Unit	
				0C	1D	2D	3D	4D	5D	6D	7D	8D	GND	ENC	8Q	7Q	6Q	5Q	4Q	3Q	2Q	1Q	VCC	Min	Max		
5 T _C =+25°C	t _{PHL2}	3003 Fig. 5	101	GND	4.5 V								GND	1N						OUT		OUT	OUT	5.0 V	ENC to 1Q ENC to 2Q ENC to 3Q ENC to 4Q ENC to 5Q ENC to 6Q ENC to 7Q ENC to 8Q	8 21 " " " " " " " "	ns
			102	"	"	4.5 V	4.5 V							"	"					OUT				"	"	"	"
			103	"	"	"	4.5 V	4.5 V						"	"					OUT				"	"	"	"
			104	"	"	"	"	4.5 V	4.5 V					"	"					OUT				"	"	"	"
			105	"	"	"	"	"	4.5 V	4.5 V				"	"					OUT				"	"	"	"
			106	"	"	"	"	"	"	4.5 V	4.5 V			4.5 V	"	"		OUT						"	"	"	"
			107	"	"	"	"	"	"	"	4.5 V	4.5 V		4.5 V	"	"		OUT						"	"	"	"
			108	"	"	"	"	"	"	"	"				"	"								"	"	"	"
	t _{PLH3}		109	"	IN								"	"						OUT		OUT	OUT	"	1D to 1Q 2D to 2Q 3D to 3Q 4D to 4Q 5D to 5Q 6D to 6Q 7D to 7Q 8D to 8Q	3 18 " " " " " " " "	"
			110	"	"	IN	IN							"	"					OUT				"	"	"	"
			111	"	"	"	IN	IN						"	"					OUT				"	"	"	"
			112	"	"	"	"	IN	IN					"	"					OUT				"	"	"	"
			113	"	"	"	"	"	IN	IN				"	"					OUT				"	"	"	"
			114	"	"	"	"	"	"	IN	IN				"	"				OUT				"	"	"	"
			115	"	"	"	"	"	"	"	IN	IN			"	"				OUT				"	"	"	"
			116	"	"	"	"	"	"	"	"				"	"								"	"	"	"
	t _{PHL3}		117	"	IN								"	"						OUT		OUT	OUT	"	1D to 1Q 2D to 2Q 3D to 3Q 4D to 4Q 5D to 5Q 6D to 6Q 7D to 7Q 8D to 8Q	12 " " " " " " "	"
			118	"	"	IN	IN							"	"					OUT				"	"	"	"
			119	"	"	"	IN	IN						"	"					OUT				"	"	"	"
			120	"	"	"	"	IN	IN					"	"					OUT				"	"	"	"
			121	"	"	"	"	"	IN	IN				"	"					OUT				"	"	"	"
			122	"	"	"	"	"	"	IN	IN				"	"				OUT				"	"	"	"
			123	"	"	"	"	"	"	"	IN	IN			"	"				OUT				"	"	"	"
			124	"	"	"	"	"	"	"	"				"	"								"	"	"	"
	t _{pZH}		125	IN	GND								"	4.5 V						OUT		OUT	OUT	"	0C to 1Q 0C to 2Q 0C to 3Q 0C to 4Q 0C to 5Q 0C to 6Q 0C to 7Q 0C to 8Q	4 18 " " " " " "	"
			126	"	"	GND	GND							"	"					OUT				"	"	"	"
			127	"	"	"	GND	GND						"	"					OUT				"	"	"	"
			128	"	"	"	"	GND	GND					"	"					OUT				"	"	"	"
			129	"	"	"	"	"	GND	GND				"	"					OUT				"	"	"	"
			130	"	"	"	"	"	"	GND	GND				"	"				OUT				"	"	"	"
			131	"	"	"	"	"	"	"	GND	GND			"	"				OUT				"	"	"	"
			132	"	"	"	"	"	"	"	"				"	"								"	"	"	"
	t _{pZL}		133	"	4.5 V								"	"						OUT		OUT	OUT	"	0C to 1Q 0C to 2Q 0C to 3Q 0C to 4Q 0C to 5Q 0C to 6Q 0C to 7Q 0C to 8Q	" " " " " " " "	"
			134	"	"	4.5 V	4.5 V							"	"					OUT				"	"	"	"
			135	"	"	"	4.5 V	4.5 V						"	"					OUT				"	"	"	"
			136	"	"	"	"	4.5 V	4.5 V					"	"					OUT				"	"	"	"
			137	"	"	"	"	"	4.5 V	4.5 V				"	"					OUT				"	"	"	"
			138	"	"	"	"	"	"	4.5 V	4.5 V				"	"				OUT				"	"	"	"
			139	"	"	"	"	"	"	"	4.5 V	4.5 V			"	"				OUT				"	"	"	"
			140	"	"	"	"	"	"	"	"				"	"								"	"	"	"
	t _{pHZ}		141	"	GND								"	"						OUT		OUT	OUT	"	0C to 1Q 0C to 2Q 0C to 3Q 0C to 4Q 0C to 5Q 0C to 6Q 0C to 7Q 0C to 8Q	2 18 " " " " " "	"
			142	"	"	GND	GND							"	"					OUT				"	"	"	"
			143	"	"	"	GND	GND						"	"					OUT				"	"	"	"
			144	"	"	"	"	GND	GND					"	"					OUT				"	"	"	"
			145	"	"	"	"	"	GND	GND				"	"					OUT				"	"	"	"
			146	"	"	"	"	"	"	GND	GND				"	"				OUT				"	"	"	"
			147	"	"	"	"	"	"	"	GND	GND			"	"				OUT				"	"	"	"
			148	"	"	"	"	"	"	"	"				"	"								"	"	"	"

See footnotes at end of device type 02.

TABLE III. Group A inspection for device type 02 - Continued.
Terminal conditions (pins not designated may be high ≥ 2.0 V, low ≤ 0.8 V, or open).

Subgroup	Symbol	MIL-STD-883B, S.2 method	Cases test no.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	Measured terminal	Test limits		Unit				
																									Min	Max					
9 $T_C = +25^\circ\text{C}$	t_{PLZ}	3003 Fig. 5	149	IN	4.5 V																	OUT		5.0 V I _{OC} to 1Q " I _{OC} to 2Q " I _{OC} to 3Q " I _{OC} to 4Q " I _{OC} to 5Q " I _{OC} to 6Q " I _{OC} to 7Q " I _{OC} to 8Q	3 " " " " " " "	13 " " " " " " "	ns " " " " " " "				
			150	"	4.5 V																										
			151	"		4.5 V																									
			152	"			4.5 V																								
			153	"				4.5 V																							
			154	"					4.5 V																						
			155	"						4.5 V																					
10 $T_C = +125^\circ\text{C}$	t_{PLH2}																									8	29	"			
	t_{PHL2}																									8	22	"			
	t_{PLH3}																									3	21	"			
	t_{PHL3}																									3	15	"			
	t_{PZH}																									4	21	"			
	t_{PZL}																									4	21	"			
11 $T_C = -55^\circ\text{C}$	t_{PHZ}																									2	10	"			
	t_{PLZ}																									3	15	"			
Same tests, terminal conditions, and limits as for subgroup 10, except $T_C = -55^\circ\text{C}$.																															

Same tests and terminal conditions as for subgroup 9, except $T_C = +125^\circ\text{C}$.

1/ I_{IL} limits shall be as follows:

Limits in μA for circuit		
Test	A	B
I_{IL}	0/-100	0/-100
		0/-200

2/ Method 3011 shall be used, except the output voltage shall be as specified herein, and the output current shall be operating rather than short-circuit current. The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current I_{OS} .

3/ I_O limits for circuit C shall be -70 to -110 mA

4/ Tests shall be performed in sequence, attributes data only.

5/ Outputs shall be high ≥ 1.5 V, low ≤ 1.5 V.

TABLE III. Group A inspection for device type 03.

See footnotes at end of device type 03.

1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
 100
 101
 102
 103
 104
 105
 106
 107
 108
 109
 110
 111
 112
 113
 114
 115
 116
 117
 118
 119
 120
 121
 122
 123
 124
 125
 126
 127
 128
 129
 130
 131
 132
 133
 134
 135
 136
 137
 138
 139
 140
 141
 142
 143
 144
 145
 146
 147
 148
 149
 150
 151
 152
 153
 154
 155
 156
 157
 158
 159
 160
 161
 162
 163
 164
 165
 166
 167
 168
 169
 170
 171
 172
 173
 174
 175
 176
 177
 178
 179
 180
 181
 182
 183
 184
 185
 186
 187
 188
 189
 190
 191
 192
 193
 194
 195
 196
 197
 198
 199
 200
 201
 202
 203
 204
 205
 206
 207
 208
 209
 210
 211
 212
 213
 214
 215
 216
 217
 218
 219
 220
 221
 222
 223
 224
 225
 226
 227
 228
 229
 230
 231
 232
 233
 234
 235
 236
 237
 238
 239
 240
 241
 242
 243
 244
 245
 246
 247
 248
 249
 250
 251
 252
 253
 254
 255
 256
 257
 258
 259
 260
 261
 262
 263
 264
 265
 266
 267
 268
 269
 270
 271
 272
 273
 274
 275
 276
 277
 278
 279
 280
 281
 282
 283
 284
 285
 286
 287
 288
 289
 290
 291
 292
 293
 294
 295
 296
 297
 298
 299
 300
 301
 302
 303
 304
 305
 306
 307
 308
 309
 310
 311
 312
 313
 314
 315
 316
 317
 318
 319
 320
 321
 322
 323
 324
 325
 326
 327
 328
 329
 330
 331
 332
 333
 334
 335
 336
 337
 338
 339
 340
 341
 342
 343
 344
 345
 346
 347
 348
 349
 350
 351
 352
 353
 354
 355
 356
 357
 358
 359
 360
 361
 362
 363
 364
 365
 366
 367
 368
 369
 370
 371
 372
 373
 374
 375
 376
 377
 378
 379
 380
 381
 382
 383
 384
 385
 386
 387
 388
 389
 390
 391
 392
 393
 394
 395
 396
 397
 398
 399
 400
 401
 402
 403
 404
 405
 406
 407
 408
 409
 410
 411
 412
 413
 414
 415
 416
 417
 418
 419
 420
 421
 422
 423
 424
 425
 426
 427
 428
 429
 430
 431
 432
 433
 434
 435
 436
 437
 438
 439
 440
 441
 442
 443
 444
 445
 446
 447
 448
 449
 450
 451
 452
 453
 454
 455
 456
 457
 458
 459
 460
 461
 462
 463
 464
 465
 466
 467
 468
 469
 470
 471
 472
 473
 474
 475
 476
 477
 478
 479
 480
 481
 482
 483
 484
 485
 486
 487
 488
 489
 490
 491
 492
 493
 494
 495
 496
 497
 498
 499
 500
 501
 502
 503
 504
 505
 506
 507
 508
 509
 510
 511
 512
 513
 514
 515
 516
 517
 518
 519
 520
 521
 522
 523
 524
 525

see footnotes at end of device type 03.

TABLE III. Group A inspection: for device type 03 - Continued.
Terminal conditions (pins not designated may be high >2.0 V, or low <0.8 V, or open).

Subgroup	Symbol	MIL-STD-883C method	Case		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288	289	290	291	292	293	294	295	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	319	320	321	322	323	324	325	326	327	328	329	330	331	332	333	334	335	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350	351	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	371	372	373	374	375	376	377	378	379	380	381	382	383	384	385	386	387	388	389	390	391	392	393	394	395	396	397	398	399	400	401	402	403	404	405	406	407	408	409	410	411	412	413	414	415	416	417	418	419	420	421	422	423	424	425	426	427	428	429	430	431	432	433	434	435	436	437	438	439	440	441	442	443	444	445	446	447	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466	467	468	469	470	471	472	473	474	475	476	477	478	479	480	481	482	483	484	485	486	487	488	489	490	491	492	493	494	495	496	497	498	499	500	501	502	503	504	505	506	507	508	509	510	511	512	513	514	515	516	517	518	519	520	521	522	523	524	525	526	527	528	529	530	531	532	533	534	535	536	537	538	539	540	541	542	543	544	545	546	547	548	549	550	551	552	553	554	555	556	557	558	559	560	561	562	563	564	565	566	567	568	569	570	571	572	573	574	575	576	577	578	579	580	581	582	583	584	585	586	587	588	589	590	591	592	593	594	595	596	597	598	599	600	601	602	603	604	605	606	607	608	609	610	611	612	613	614	615	616	617	618	619	620	621	622	623	624	625	626	627	628	629	630	631	632	633	634	635	636	637	638	639	640	641	642	643	644	645	646	647	648	649	650	651	652	653	654	655	656	657	658	659	660	661	662	663	664	665	666	667	668	669	670	671	672	673	674	675	676	677	678	679	680	681	682	683	684	685	686	687	688	689	690	691	692	693	694	695	696	697	698	699	700	701	702	703	704	705	706	707	708	709	710	711	712	713	714	715	716	717	718	719	720	721	722	723	724	725	726	727	728	729	730	731	732	733	734	735	736	737	738	739	740	741	742	743	744	745	746	747	748	749	750	751	752	753	754	755	756	757	758	759	760	761	762	763	764	765	766	767	768	769	770	771	772	773	774	775	776	777	778	779	780	781	782	783	784	785	786	787	788	789	790	791	792	793	794	795	796	797	798	799	800	801	802	803	804	805	806	807	808	809	810	811	812	813	814	815	816	817	818	819	820	821	822	823	824	825	826	827	828	829	830	831	832	833	834	835	836	837	838	839	840	841	842	843	844	845	846	847	848	849	850	851	852	853	854	855	856	857	858	859	860	861	862	863	864	865	866	867	868	869	870	871	872	873	874	875	876	877	878	879	880	881	882	883	884	885	886	887	888	889	890	891	892	893	894	895	896	897	898	899	900	901	902	903	904	905	906	907	908	909	910	911	912	913	914	915	916	917	918	919	920	921	922	923	924	925	926	927	928	929	930	931	932	933	934	935	936	937	938	939	940	941	942	943	944	945	946	947	948	949	950	951	952	953	954	955	956	957	958	959	960	961	962	963	964	965	966	967	968	969	970	971	972	973	974	975	976	977	978	979	980	981	982	983	984	985	986	987	988	989	990	991	992	993	994	995	996	997	998	999	1000	1001	1002	1003	1004	1005	1006	1007	1008	1009	1010	1011	1012	1013	1014	1015	1016	1017	1018	1019	1020	1021	1022	1023	1024	1025	1026	1027	1028	1029	1030	1031	1032	1033	1034	1035	1036	1037	1038	1039	1040	1041	1042	1043	1044	1045	1046	1047	1048	1049	1050	1051	1052	1053	1054	1055	1056	1057	1058	1059	1060	1061	1062	1063	1064	1065	1066	1067	1068	1069	1070	1071	1072	1073	1074	1075	1076	1077	1078	1079	1080	1081	1082	1083	1084	1085	1086	1087	1088	1089	1090	1091	1092	1093	1094	1095	1096	1097	1098	1099	1100	1101	1102	1103	1104	1105	1106	1107	1108	1109	1110	1111	1112	1113	1114	1115	1116	1117	1118	1119	1120
----------	--------	---------------------	------	--	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

See footnotes at end of device type 05.

TABLE III. Group A inspection
for device type 03 - Continued.
may be high >2.0 V, or low <0.8 V, or open).

[illegible]

See footnotes at end of device type 03.

TABLE III. Group A inspection
Terminal conditions (pins not designated
for device type U3 - Continued.
may be high >2.0 V, or low <0.8 V, or open).

Subgroup	Symbol	HIL- STU-883		Test																Heated terminal				Unit													
		no.	test	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	min	max	limits			
1A	1A1	1A1	1A1	101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
1B	1B1	1B1	1B1	101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
1C	1C1	1C1	1C1	101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
1D	1D1	1D1	1D1	101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
1E	1E1	1E1	1E1	101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
1F	1F1	1F1	1F1	101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
1G	1G1	1G1	1G1	101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
1H	1H1	1H1	1H1	101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
1I	1I1	1I1	1I1	101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
				101	102	103	104	201	202	203	204	205	206	207	208	209																					

1/ Pins not referenced are N/C.

22/ IIL limits shall be as follows:

Method 4011 shall be used, except the output voltage shall be as specified herein, and the output current shall be operating rather than short-circuit current. The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current I_{OS} .

4/ I_G limits for circuit C shall be -70 to -110 mA.

5/ Tests shall be performed in sequence, attributes data only.

6/ Outputs shall be high >1.5 V, low <1.5 V.

TABLE III. Group A inspection for device type 04.

See footnotes at end of device type 04.

TABLE III. Group A inspection for device type 04 - Continued.

See footnotes at end of device type 6A.

TABLE III. Group A inspection
Terminal conditions (pins not designated
may be high ≥ 0.0 V, or low ≤ 0.8 V, or open).

Subgroup	Signal	Pin	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	Measured terminal	Unit
1	V _{CC}	106	106	106	106	106	106	106	106	106	106	106	106	106	106	106	106	106	106	106	106	106	106	106	106	106	106	106	106	106	106	106
		107	107	107	107	107	107	107	107	107	107	107	107	107	107	107	107	107	107	107	107	107	107	107	107	107	107	107	107	107	107	107
		108	108	108	108	108	108	108	108	108	108	108	108	108	108	108	108	108	108	108	108	108	108	108	108	108	108	108	108	108	108	108
		109	109	109	109	109	109	109	109	109	109	109	109	109	109	109	109	109	109	109	109	109	109	109	109	109	109	109	109	109	109	109
2	V _{CC}	110	110	110	110	110	110	110	110	110	110	110	110	110	110	110	110	110	110	110	110	110	110	110	110	110	110	110	110	110	110	110
		111	111	111	111	111	111	111	111	111	111	111	111	111	111	111	111	111	111	111	111	111	111	111	111	111	111	111	111	111	111	111
		112	112	112	112	112	112	112	112	112	112	112	112	112	112	112	112	112	112	112	112	112	112	112	112	112	112	112	112	112	112	112
		113	113	113	113	113	113	113	113	113	113	113	113	113	113	113	113	113	113	113	113	113	113	113	113	113	113	113	113	113	113	113
3	V _{CC}	114	114	114	114	114	114	114	114	114	114	114	114	114	114	114	114	114	114	114	114	114	114	114	114	114	114	114	114	114	114	114
		115	115	115	115	115	115	115	115	115	115	115	115	115	115	115	115	115	115	115	115	115	115	115	115	115	115	115	115	115	115	115
		116	116	116	116	116	116	116	116	116	116	116	116	116	116	116	116	116	116	116	116	116	116	116	116	116	116	116	116	116	116	116
		117	117	117	117	117	117	117	117	117	117	117	117	117	117	117	117	117	117	117	117	117	117	117	117	117	117	117	117	117	117	117
4	V _{CC}	118	118	118	118	118	118	118	118	118	118	118	118	118	118	118	118	118	118	118	118	118	118	118	118	118	118	118	118	118	118	118
		119	119	119	119	119	119	119	119	119	119	119	119	119	119	119	119	119	119	119	119	119	119	119	119	119	119	119	119	119	119	119
		120	120	120	120	120	120	120	120	120	120	120	120	120	120	120	120	120	120	120	120	120	120	120	120	120	120	120	120	120	120	120
		121	121	121	121	121	121	121	121	121	121	121	121	121	121	121	121	121	121	121	121	121	121	121	121	121	121	121	121	121	121	121
5	V _{CC}	122	122	122	122	122	122	122	122	122	122	122	122	122	122	122	122	122	122	122	122	122	122	122	122	122	122	122	122	122	122	122
		123	123	123	123	123	123	123	123	123	123	123	123	123	123	123	123	123	123	123	123	123	123	123	123	123	123	123	123	123	123	123
		124	124	124	124	124	124	124	124	124	124	124	124	124	124	124	124	124	124	124	124	124	124	124	124	124	124	124	124	124	124	124
		125	125	125	125	125	125	125	125	125	125	125	125	125	125	125	125	125	125	125	125	125	125	125	125	125	125	125	125	125	125	125

See footnotes at end of device type 04.

TABLE III. Group A Inspection
Terminal conditions (pins not designated
for device type 04 - Continued.
may be High 52.0 V, or Low 20.8 V, or open).

Subgroup	Symbol	Nil- STU-bbs method	Case 3 1/2		2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	Measured terminal	Pin		Unit		
			Test	Test																													Pin	Pin			
T _C = +25°C	t _{PLH3}	JDD3 Fig. 5	148	4.5 V	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	
			149	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			150	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			151	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
			152	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
T _{PLH3}	"	"	153	4.5 V	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	
			154	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			155	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			156	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			157	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
T _{PLH}	"	"	164	4.5 V	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN		
			165	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			166	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			167	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			168	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
T _{PLH}	"	"	169	4.5 V	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN		
			170	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			171	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			172	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			173	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
t _{PL}	"	"	174	4.5 V	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN		
			175	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			176	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			177	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			178	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
t _{PL}	"	"	180	4.5 V	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN		
			181	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			182	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			183	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			184	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
t _{PL}	"	"	185	4.5 V	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN	IN		
			186	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			187	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			188	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			189	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"	

See footnotes at end of device type 04.

TABLE III. Group A inspection for device type D4 - Continued.
Terminal conditions (pins not designated may be high ≥ 2.0 V, or low ≤ 0.8 V, or open).

Subgroup	Symbol	Case J 1/	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	Measured terminal	Unit
T _C = +25°C	tpL2	3003 Fig. 5	188	4.5 V	IN	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
	tpL1		189	4.5 V	IN	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
	tpL2		190	4.5 V	IN	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
	tpL3		191	4.5 V	IN	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
	tpL4		192	4.5 V	IN	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
	tpL5		193	4.5 V	IN	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
T _C = -55°C	tpL1		194	4.5 V	IN	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
	tpL2		195	4.5 V	IN	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
	tpL3		196	4.5 V	IN	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
	tpL4		197	4.5 V	IN	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
	tpL5		198	4.5 V	IN	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
	tpL6		199	4.5 V	IN	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V

Same tests and terminal conditions as for subgroup 9, except T_C = +125°C.

Same tests, terminal conditions, and limits as for subgroup 10, except T_C = -55°C.

1/ Pins not referenced are N/C.

2/ IIL limits shall be as follows:

LIMITS IN mA FOR CIRCUIT			
Test	A	B	C
IIL	0/-100	0/-100	0/-200

3/ Method 3011 shall be used, except the output voltage shall be as specified herein, and the output current shall be operating rather than short-circuit current. The output conditions shall be chosen to produce a current that closely approximates one-half of the true short-circuit output current I_{OS}.

4/ I_U limits for circuit C shall be -70 to -110 mA.

5/ Tests shall be performed in sequence, attributes data only.

6/ Outputs shall be high ≥ 1.5 V, low ≤ 1.5 V.

6. NOTES

6.1 Intended use. Microcircuits conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Ordering data. The acquisition document should specify the following:

- a. Complete part number (see 1.2).
- b. Requirements for delivery of one copy of the quality conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
- c. Requirements for certificate of compliance, if applicable.
- d. Requirements for notification of change of product or process to the contracting activity in addition to notification to the qualifying activity, if applicable.
- e. Requirements for failure analysis (including required test condition of method 5003 of MIL-STD-883), corrective action, and reporting of results, if applicable.
- f. Requirements for product assurance options.
- g. Requirements for special carriers, lead lengths, or lead forming, if applicable, these requirements shall not affect the part number. Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.
- h. Requirements for "JAN" marking.

6.3 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-M-38510, MIL-STD-1331, and as follows:

GND	- - - - -	Ground zero voltage potential.
V _{IN}	- - - - -	Voltage level at an input terminal.
I _{IN}	- - - - -	Current flowing into an input terminal.

6.4 Logistic support. Lead materials and finishes (see 3.3), are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2), and lead material and finish C (see 3.3). Longer lead lengths and lead forming shall not affect the part number.

6.5 Substitutability. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-38510 device types and may have slight physical variations in relation to case size. The presence of this information shall not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-M-38510.

<u>Military device type</u>	<u>Generic-industry type</u>
01	54ALS573
02	54ALS580
03	54ALS873
04	54ALS880

6.6 Manufacturers' designations. Manufacturers' circuits which form a part of this specification are designated with an "X" as shown in table IV herein.

TABLE IV. Manufacturers' designations.

Device type	Circuits		
	A	B	C
	Texas Instruments	Motorola Inc.	National Semi- conductor Corp.
01	X		
02	X		
03	X		
04	X		

Custodians:

Army - ER
Navy - EC
Air Force - 17

Review activities:

Army - AR, MI
Navy - OS, SH, TD
Air Force - 11, 19, 85, 99
DLA - ES

User activities:

Army - SM
Navy - AS, CG, MC

Preparing activity:
Air Force - 17

Agent:
DLA - ES

(Project 5962-1010)