INTEGRATED CIRCUITS

DATA SHEET

74ALVT162821

2.5V/3.3V 20-bit bus-interface D-type flip-flop; positive-edge trigger with 30Ω termination resistors (3-State)

Product specification Supersedes data of 1997 Feb 13 IC23 Data Handbook





2.5V/3.3V 20-bit bus-interface D-type flip-flop; positive-edge trigger with 30 Ω termination resistors (3-State)

74ALVT162821

FEATURES

- Outputs include series resistance of 30Ω making external termination resistors unnecessary
- 20-bit positive-edge triggered register
- 5V I/O Compatible
- Multiple V_{CC} and GND pins minimize switching noise
- Live insertion/extraction permitted
- Power-up reset
- Power-up 3-State
- Output capability +12mA/-12mA
- Latch-up protection exceeds 500mA per Jedec Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model
- Bus hold data inputs eliminate the need for external pull-up resistors to hold unused inputs

DESCRIPTION

The 74ALVT162821 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive. It is designed for V_{CC} operation at 2.5V or 3.3V with I/O compatibility to 5V.

The 74ALVT162821 has two 10-bit, edge triggered registers, with each register coupled to a 3-State output buffer. The two sections of each register are controlled independently by the clock (nCP) and Output Enable (nOE) control gates.

Each register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors.

The active Low Output Enable ($n\overline{OE}$) controls all ten 3-State buffers independent of the register operation. When $n\overline{OE}$ is Low, the data in the register appears at the outputs. When $n\overline{OE}$ is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

The 74ALVT162821 is designed with 30Ω series resistance in both High and Low output stages. This design reduces the line noise in applications such as memory address drivers, clock drivers and bus receivers/transmitters. The series termination resistors reduce overshoot and undershoot and are ideal for driving memory arrays.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	TYPI	UNIT	
STIMBOL	FARAMETER	T _{amb} = 25°C		3.3V	ONIT
t _{PLH} t _{PHL}	Propagation delay nCP to nQ	C _L = 50pF	4.4 3.8	3.2 3.2	ns
C _{IN}	Input capacitance	V _I = 0V or V _{CC}	3	3	pF
C _{OUT}	Output capacitance	$V_O = 0$ or V_{CC}	9	9	pF
I _{CCZ}	Total supply current	Outputs disabled	40	70	μΑ


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	-40°C to +85°C	74ALVT162821 DL	AV162821 DL	SOT371-1
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74ALVT162821 DGG	AV162821 DGG	SOT364-1


2.5V/3.3V 20-bit bus-interface D-type flip-flop; positive-edge trigger with 30Ω termination resistors (3-State)

74ALVT162821


LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



PIN CONFIGURATION



SCHEMATIC OF EACH OUTPUT



2.5V/3.3V 20-bit bus-interface D-type flip-flop; positive-edge trigger with 30Ω termination resistors (3-State)

74ALVT162821

PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
55, 54, 52, 51, 49, 48, 47, 45, 44, 43, 42, 41, 40, 38, 37, 36, 34, 33, 31, 30	1D0 - 1D9 2D0 - 2D9	Data inputs
2, 3, 5, 6, 8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21, 23, 24, 26, 27	1Q0 - 1Q9 2Q0 - 2Q9	Data outputs
1, 28	1 0E , 2 0E	Output enable inputs (active-Low)
56, 29	1CP, 2CP	Clock pulse inputs (active rising edge)
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V _{CC}	Positive supply voltage

FUNCTION TABLE

ı	NPUTS	5	INTERNAL	OUTPUTS	OPERATING
nOE	nCP	nDx	REGISTER	nQ0 - nQ9	MODE
L	\uparrow	l h	L H	L H	Load and read register
L	1	Х	NC	NC	Hold
H		X Dn	NC Dn	Z Z	Disable outputs

High voltage level

High voltage level one set-up time prior to the Low-to-High clock transition

Low voltage level


Low voltage level one set-up time prior to the Low-to-High clock transition

No change

Don't care

High impedance "off" state
Low to High clock transition
Not a Low-to-High clock transition

LOGIC DIAGRAM



2.5V/3.3V 20-bit bus-interface D-type flip-flop; positive-edge trigger with 30Ω termination resistors (3-State)

74ALVT162821

ABSOLUTE MAXIMUM RATINGS1, 2

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +4.6	V
I _{IK}	DC input diode current	V _I < 0	-50	mA
VI	DC input voltage ³		-1.2 to +7.0	V
I _{OK}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	Output in Off or High state	-0.5 to +7.0	V
	DC sustaint sussant	Output in Low state	128	A
Гоит	DC output current	Output in High state	-64	mA
T _{stg}	Storage temperature range		-65 to 150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	2.5V RANG	GE LIMITS	3.3V RANG	UNIT	
STWIDGE	FARAMETER	MIN	MAX	MIN	MAX	UNII
V _{CC}	DC supply voltage	2.3	2.7	3.0	3.6	V
VI	Input voltage	0	5.5	0	5.5	V
V_{IH}	High-level input voltage	1.7		2.0		V
V_{IL}	Input voltage		0.7		0.8	V
I _{OH}	High-level output current		-8		-12	mA
I _{OL}	Low-level output current		12		12	mA
Δt/Δν	Input transition rise or fall rate; Outputs enabled		10		10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	-40	+85	°C

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

^{3.} The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2.5V/3.3V 20-bit bus-interface D-type flip-flop; positive-edge trigger with 30Ω termination resistors (3-State)

74ALVT162821

DC ELECTRICAL CHARACTERISTICS (3.3V \pm 0.3V RANGE)

					LIMITS		
				MIN	TYP ¹	MAX	
V _{IK}	Input clamp voltage	$V_{CC} = 3.0V; I_{IK} = -18mA$			-0.85	-1.2	V
\/	High-level output voltage	$V_{CC} = 3.0 \text{ to } 3.6\text{V}; I_{OH} = -100\mu\text{A}$		V _{CC} -0.2	V _{CC}		V
V _{OH}	High-level output voltage	$V_{CC} = 3.0V; I_{OH} = -32mA$		2.0	2.3		\ \
		$V_{CC} = 3.0V; I_{OL} = 100\mu A$			0.07	0.2	
\/	Low-level output voltage	V _{CC} = 3.0V; I _{OL} = 16mA			0.25	0.4	V
V_{OL}	Low-level output voltage	$V_{CC} = 3.0V; I_{OL} = 32mA$			0.3	0.5	\ \ \
		V _{CC} = 3.0V; I _{OL} = 64mA			0.4	0.55	
V _{RST}	Power-up output low voltage ⁶	$V_{CC} = 3.6V; I_{O} = 1mA; V_{I} = V_{CC} \text{ or GNE}$)			0.55	V
		$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND	Control pins		0.1	±1	
	Innut lands an assument	$V_{CC} = 0 \text{ or } 3.6V; V_I = 5.5V$			0.1	10	
ł _l	Input leakage current	$V_{CC} = 3.6V; V_{I} = V_{CC}$	Data nino4	1	0.5	1	μΑ
		$V_{CC} = 3.6V; V_{I} = 0V$	Data pins ⁴		0.1	-5	
I _{OFF}	Off current	$V_{CC} = 0V; V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5V$			0.1	±100	μΑ
	Bus Hold current	$V_{CC} = 3V; V_{I} = 0.8V$		75	130		
I_{HOLD}		$V_{CC} = 3V; V_{I} = 2.0V$		-75	-140		μΑ
	Data inputs ⁷	$V_{CC} = 0V \text{ to } 3.6V; V_{CC} = 3.6V$		±500			
I _{EX}	Current into an output in the High state when V _O > V _{CC}	V _O = 5.5V; V _{CC} = 3.0V			10	125	μА
I _{PU/PD}	Power up/down 3-State output current ³	$V_{CC} \le 1.2V$; $V_O = 0.5V$ to V_{CC} ; $V_I = GN$ OE/OE = Don't care	D or V _{CC}		1	±100	μА
I _{OZH}	3-State output High current	$V_{CC} = 3.6V; V_{O} = 3.0V; V_{I} = V_{IL} \text{ or } V_{IH}$			0.5	5	μА
I _{OZL}	3-State output Low current	$V_{CC} = 3.6V; V_{O} = 0.5V; V_{I} = V_{IL} \text{ or } V_{IH}$			0.5	-5	μΑ
I _{CCH}		$V_{CC} = 3.6V$; Outputs High, $V_I = GND$ or V_{CC} , $I_{O} = 0$			0.07	0.1	
I _{CCL}	Quiescent supply current	$V_{CC} = 3.6V$; Outputs Low, $V_I = GND$ or V_{CC} , $I_{O} = 0$			5.1	7	m/
I _{CCZ}	1	V _{CC} = 3.6V; Outputs Disabled; V _I = GN	D or V_{CC} , $I_{O} = 0^5$		0.07	0.1	
Δl _{CC}	Additional supply current per input pin ²	V_{CC} = 3V to 3.6V; One input at V_{CC} -0.6 Other inputs at V_{CC} or GND	SV,		0.04	0.4	mΑ

 All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.
 This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND
 This parameter is valid for any V_{CC} between 0V and 1.2V with a transition time of up to 10msec. From V_{CC} = 1.2V to V_{CC} = 3.3V ± 0.2V a transition time of 100 μ sec is permitted. This parameter is valid for $T_{amb} = 25$ °C only.

4. Unused pins at V_{CC} or GND.

- 5. I_{CCZ} is measured with outputs pulled up to V_{CC} or pulled down to ground.
 6. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
- 7. This is the bus hold overdrive current required to force the input to the opposite logic state.

AC CHARACTERISTICS (3.3V \pm 0.3V RANGE) GND = 0V; $t_R=t_F=2.5 ns;~C_L=50 pF;~R_L=500\Omega;~T_{amb}=-40 ^{\circ}C~to~+85 ^{\circ}C.$

SYMBOL	PARAMETER	WAVEFORM	T _{amb} = -40 to +85°C V _{CC} = +3.3V			UNIT
			MIN	TYP	MAX	
f _{MAX}	Maximum clock frequency	1	150			MHz
t _{PLH} t _{PHL}	Propagation delay nCP to nQx	1	1.0 1.0	3.2 3.2	5.0 4.7	ns
t _{PZH} t _{PZL}	Output enable time to High and Low level	3 4	1.0 0.5	3.4 2.3	5.6 3.7	ns
t _{PHZ} t _{PLZ}	Output disable time from High and Low level	3 4	1.5 1.5	3.7 3.0	5.4 4.3	ns

^{1.} All typical values are at $V_{CC} = 3.3V$ and $T_{amb} = 25$ °C.

2.5V/3.3V 20-bit bus-interface D-type flip-flop; positive-edge trigger with 30Ω termination resistors (3-State)

74ALVT162821

AC SETUP REQUIREMENTS (3.3V $\pm 0.3V$ RANGE) GND = 0V, $t_R = t_F = 2.5 ns, \, C_L = 50 pF, \, R_L = 500 \Omega$

			LIN	IITS	
SYMBOL	PARAMETER	WAVEFORM	T _{amb} = -40 to +85°C V _{CC} = +3.3V ±0.3V		UNIT
			MIN	TYP	
t _S (H) t _S (L)	Setup time, High or Low nDx to nCP	1	1.5 1.5	0.1 0.1	ns
t _h (H) t _h (L)	Hold time, High or Low nDx to nCP	2	0.5 0.5	0.1 0.1	ns
t _w (H) t _w (L)	nCP pulse width High or Low	2	1.5 1.5		ns

DC ELECTRICAL CHARACTERISTICS (2.5V \pm 0.2V RANGE)

		TEST CONDITIONS		LIMITS			
SYMBOL	PARAMETER			Temp = -40°C to		+85°C	UNIT
				MIN	TYP ¹	MAX	1
V _{IK}	Input clamp voltage	$V_{CC} = 2.3V; I_{IK} = -18mA$			-0.85	-1.2	V
V	High-level output voltage	$V_{CC} = 2.3 \text{ to } 3.6\text{V}; I_{OH} = -100\mu\text{A}$		V _{CC} -0.2	V _{CC}		V
V _{OH}	I light-level output voltage	$V_{CC} = 2.3V; I_{OH} = -8mA$		1.8	2.1		ľ
		$V_{CC} = 2.3V; I_{OL} = 100 \mu A$			0.07	0.2	
V_{OL}	Low-level output voltage	$V_{CC} = 2.3V; I_{OL} = 24mA$			0.3	0.5	V
		$V_{CC} = 2.3V; I_{OL} = 8mA$				0.4	
V _{RST}	Power-up output low voltage ⁷	$V_{CC} = 2.7V$; $I_O = 1mA$; $V_I = V_{CC}$ or GND				0.55	V
		$V_{CC} = 2.7V$; $V_I = V_{CC}$ or GND	Control pins		0.1	±1	
I.	Input leakage current	$V_{CC} = 0 \text{ or } 2.7V; V_I = 5.5V$			0.1	10	μА
Η	Imput leakage current	$V_{CC} = 2.7V; V_{I} = V_{CC}$	Data pins ⁴		0.1	1	
		$V_{CC} = 2.7V; V_I = 0$	Data piris		0.1	-5	
I _{OFF}	Off current	$V_{CC} = 0V$; V_{I} or $V_{O} = 0$ to 4.5V			0.1	±100	μΑ
I _{HOLD}	Bus Hold current	$V_{CC} = 2.3V; V_I = 0.7V$			90		μΑ
	Data inputs ⁶	$V_{CC} = 2.3V; V_I = 1.7V$			-10		μΑ
I _{EX}	Current into an output in the High state when V _O > V _{CC}	V _O = 5.5V; V _{CC} = 2.3V			10	125	μА
I _{PU/PD}	Power up/down 3-State output current ³	$V_{CC} \le 1.2V$; $V_O = 0.5V$ to V_{CC} ; $V_I = GNDOE/OE = Don't$ care	or V _{CC}		1	±100	μА
I _{OZH}	3-State output High current	$V_{CC} = 2.7V; V_{O} = 2.3V; V_{I} = V_{IL} \text{ or } V_{IH}$			0.5	5	μΑ
I _{OZL}	3-State output Low current	$V_{CC} = 2.7V; V_O = 0.5V; V_I = V_{IL} \text{ or } V_{IH}$			0.5	- 5	μΑ
I _{CCH}		$V_{CC} = 2.7V$; Outputs High, $V_I = GND$ or V_{CC} , $I_{O} = 0$			0.04	0.1	
I _{CCL}	Quiescent supply current	$V_{CC} = 2.7V$; Outputs Low, $V_I = GND$ or V_{CC} , $I_{O} = 0$			2.3	4.5	mA
I _{CCZ}		$V_{CC} = 2.7V$; Outputs Disabled; $V_I = GND$	or V_{CC} , $I_{O} = 0^5$		0.04	0.1	
ΔI_{CC}	Additional supply current per input pin ²	V_{CC} = 2.3V to 2.7V; One input at V_{CC} -0. Other inputs at V_{CC} or GND	6V,		0.04	0.4	mA

NOTES:

- All typical values are at V_{CC} = 2.5V and T_{amb} = 25°C.
 This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND
- 3. This parameter is valid for any V_{CC} between 0V and 1.2V with a transition time of up to 10msec. From V_{CC} = 1.2V to V_{CC} = 2.5V \pm 0.3V a transition time of 100 μ sec is permitted. This parameter is valid for T_{amb} = 25°C only.
- 4. Unused pins at V_{CC} or GND.
- 5. I_{CCZ} is measured with outputs pulled up to V_{CC} or pulled down to ground.
 6. Not guaranteed.
- 7. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

2.5V/3.3V 20-bit bus-interface D-type flip-flop; positive-edge trigger with 30Ω termination resistors (3-State)

74ALVT162821

AC CHARACTERISTICS (2.5V \pm 0.2V RANGE) GND = 0V; $t_R = t_F = 2.5 ns; \ C_L = 50 pF; \ R_L = 500 \Omega; \ T_{amb} = -40 ^{\circ} C$ to +85 $^{\circ} C.$

				LIMITS		
SYMBOL PARAMETER		WAVEFORM	T _{ar}	$_{ m nb}$ = -40 to +85 CC = +2.5V \pm 0.	5°C 2V	UNIT
			MIN	TYP	MAX	
f _{MAX}	Maximum clock frequency	1	150			MHz
t _{PLH} t _{PHL}	Propagation delay nCP to nQx	1	1.0 1.0	4.4 3.8	7.0 6.4	ns
t _{PZH} t _{PZL}	Output enable time to High and Low level	3 4	1.5 1.0	4.6 2.8	7.5 4.6	ns
t _{PHZ} t _{PLZ}	Output disable time from High and Low level	3 4	1.5 1.0	3.5 3.7	5.5 5.7	ns


NOTE:

AC SETUP REQUIREMENTS (2.5V \pm 0.2V RANGE) GND = 0V, $t_R=t_F=2.5 ns,\, C_L=50 pF,\, R_L=500\Omega$


			LIN	NITS	
SYMBOL	PARAMETER			T_{amb} = -40 to +85°C V_{CC} = +2.5 ±0.2V	
			MIN	TYP	
t _s (H) t _s (L)	Setup time, High or Low nDx to nCP	1	1.5 2.0	0.1 0.5	ns
t _h (H) t _h (L)	Hold time, High or Low nDx to nCP	2	0.3 0.5	-0.5 -0.1	ns
t _w (H) t _w (L)	nCP pulse width High or Low	2	1.5 1.5		ns

AC WAVEFORMS

 V_M = 1.5V at V_{CC} ≥ 3.0V; V_M = $V_{CC}/2$ at V_{CC} ≤ 2.7V V_X = V_{OL} + 0.3V at V_{CC} ≥ 3.0V; V_X = V_{OL} + 0.15V at V_{CC} ≤ 2.7V V_Y = V_{OH} - 0.3V at V_{CC} ≥ 3.0V; V_Y = V_{OH} - 0.15V at V_{CC} ≤ 2.7V



Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock frequency




Waveform 2. Data Setup and Hold Times


^{1.} All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

2.5V/3.3V 20-bit bus-interface D-type flip-flop; positive-edge trigger with 30Ω termination resistors (3-State)

74ALVT162821




Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 4. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

TEST CIRCUIT AND WAVEFORM



SWITCH POSITION

TEST	SWITCH
t _{PLZ} /t _{PZL}	6V or V _{CC x 2}
t _{PLH} /t _{PHL}	Open
t _{PHZ} /t _{PZH}	GND

DEFINITIONS

 R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance: See AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS								
PAWILT	Amplitude	Rep. Rate	t_{VV}	t _R	t _F				
74ALVT16	3.0V or V _{CC} whichever is less	≤10MHz	500ns	≤2.5ns	≤2.5ns				


SW00025

2.5V/3.3V 20-bit bus-interface D-type flip-flop; positive-edge trigger with 30Ω termination resistors (3-State)

74ALVT162821

SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α ₁	A ₂	A ₃	рb	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	18.55 18.30	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


ου	OUTLINE		REFER	EUROPEAN	ISSUE DATE		
	VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
	SOT371-1		MO-118AB				93-11-02 95-02-04

2.5V/3.3V 20-bit bus-interface D-type flip-flop; positive-edge trigger with 30Ω termination resistors (3-State)

74ALVT162821

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm

SOT364-1



2.5V/3.3V 20-bit bus-interface D-type flip-flop; positive-edge trigger with 30Ω termination resistors (3-State)

74ALVT162821

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-04619

Let's make things better.

Philips Semiconductors





Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP:

74ALVT162821DG 74ALVT162821DG-T 74ALVT162821DL 74ALVT162821DL-T