SCES098G-MAY 1997-REVISED OCTOBER 2004

#### **FEATURES**

- Member of the Texas Instruments Widebus™ Family
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### **DESCRIPTION/ORDERING INFORMATION**

This 1-bit to 4-bit address register/driver is designed for 1.65-V to 3.6-V  $V_{CC}$  operation. This device is ideal for use in applications in which a single address bus is driving four separate memory locations. The SN74ALVCH16832 can be used as a buffer or a register, depending on the logic level of the select  $(\overline{SEL})$  input.


When SEL is a logic high, the device is in the buffer mode. The outputs follow the inputs and are controlled by the two output-enable (OE) inputs. Each OE controls two groups of seven outputs.

When  $\overline{\text{SEL}}$  is a logic low, the device is in the register mode. The register is an edge-triggered D-type flip-flop. On the positive transition of the clock (CLK) input, data at the A inputs is stored in the internal registers.  $\overline{\text{OE}}$  operates the same as in the buffer mode.

When  $\overline{OE}$  is a logic low, the outputs are in a normal logic state (high or low logic level). When  $\overline{OE}$  is a logic high, the outputs are in the high-impedance state.

Neither SEL nor OE affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

#### DGG PACKAGE (TOP VIEW)



NC - No internal connection

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	TSSOP - DGG	Tape and reel	SN74ALVCH16832DGGR	ALVCH16832	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SCES098G-MAY 1997-REVISED OCTOBER 2004



# **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**


To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

#### **FUNCTION TABLE**

	INPUTS							
ŌĒ	SEL	CLK	Α	Y				
Н	Х	Х	Х	Z				
L	Н	X	L	L				
L	Н	X	Н	Н				
L	L	$\uparrow$	L	L				
L	L	$\uparrow$	Н	Н				

# **LOGIC DIAGRAM (POSITIVE LOGIC)**





SCES098G-MAY 1997-REVISED OCTOBER 2004

# ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
$V_{CC}$	Supply voltage range			-0.5	4.6	V
VI	Input voltage range (2)		-0.5	4.6	V	
Vo	Output voltage range <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	VI	< 0		-50	mA
I <sub>OK</sub>	Output clamp voltage	Vo	) < 0		-50	mA
Io	Continuous output current				±50	mA
	Continuous current through each V <sub>CC</sub>	<sub>C</sub> or GND			±100	mA
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>				55	°C/W
T <sub>stg</sub>	Storage temperature range			-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

## **RECOMMENDED OPERATING CONDITIONS<sup>(1)</sup>**

			MIN	MAX	UNIT		
V <sub>CC</sub>	Supply voltage		1.65	3.6	V		
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$				
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V		
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2				
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$			
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V		
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8			
VI	Input voltage	·	0	V <sub>CC</sub>	V		
Vo	Output voltage		0	V <sub>CC</sub>	V		
		V <sub>CC</sub> = 1.65 V		-4			
		V <sub>CC</sub> = 2.3 V		-12	4		
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA		
		V <sub>CC</sub> = 3 V		-24			
		V <sub>CC</sub> = 1.65 V		4			
	Laurianal antoni animant	V <sub>CC</sub> = 2.3 V		12	A		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA		
		V <sub>CC</sub> = 3 V		24			
Δt/Δν	Input transition rise or fall rate			10	ns/V		
T <sub>A</sub>	Operating free-air temperature		-40	85	°C		

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>3)</sup> This value is limited to 4.6 V maximum.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

# **SN74ALVCH16832** 1-TO-4 ADDRESS REGISTER/DRIVER **WITH 3-STATE OUTPUTS**

SCES098G-MAY 1997-REVISED OCTOBER 2004



#### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP(1) MAX	UNIT
	I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2	
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2	
	$I_{OH} = -6 \text{ mA}$	2.3 V	2	
V <sub>OH</sub>		2.3 V	1.7	V
	I <sub>OH</sub> = -12 mA	2.7 V	2.2	
		3 V	2.4	
	I <sub>OH</sub> = -24 mA	3 V	2	
	I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V	0.2	
	I <sub>OL</sub> = 4 mA	1.65 V	0.45	
V	I <sub>OL</sub> = 6 mA	2.3 V	0.4	\/
V <sub>OL</sub>	12 m/	2.3 V	0.7	V
	I <sub>OL</sub> = 12 mA	2.7 V	0.4	
	I <sub>OL</sub> = 24 mA	3 V	0.55	
I <sub>I</sub>	$V_I = V_{CC}$ or GND	3.6 V	±5	μΑ
	V <sub>I</sub> = 0.58 V	1.65 V	25	
	V <sub>I</sub> = 1.07 V	1.65 V	-25	μΑ
	V <sub>I</sub> = 0.7 V	2.3 V	45	
I <sub>I(hold)</sub>	V <sub>I</sub> = 1.7 V	2.3 V	-45	
	V <sub>I</sub> = 0.8 V	3 V	75	
	V <sub>I</sub> = 2 V	3 V	-75	
	V <sub>I</sub> = 0 to 3.6 V <sup>(2)</sup>	3.6 V	±500	
I <sub>OZ</sub>	$V_O = V_{CC}$ or GND	3.6 V	±10	μΑ
I <sub>CC</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	40	μΑ
$\Delta I_{CC}$	One input at V <sub>CC</sub> - 0.6, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V	750	μΑ
Control inputs	V – V or CND	221/	4.5	nE.
C <sub>i</sub> Data inputs	$V_I = V_{CC}$ or GND	3.3 V	5	pF
C <sub>o</sub> Outputs	$V_O = V_{CC}$ or GND	3.3 V	7.5	pF

#### TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 1.8 V		V <sub>CC</sub> = 1 ± 0.2	2.5 V 2 V	V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency		(1)		150		150		150	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	(1)		3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, A data before CLK↑	(1)		2		2		1.6		ns
t <sub>h</sub>	Hold time, A data after CLK↑	(1)		0.7		0.5		1.1		ns

<sup>(1)</sup> This information was not available at the time of publication.

<sup>(1)</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to





## **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1	1.8 V	V <sub>CC</sub> = 2 ± 0.2	.5 V V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = 3 ± 0.3	3.3 V V	UNIT
	(INPUT)	(001701)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			(1)		150		150		150		MHz
	Α			(1)	1.2	4		4.1	1.6	3.6	
t <sub>pd</sub>	CLK	Υ		(1)	1.1	4.5		4.4	1.5	3.9	ns
	SEL			(1)	1.3	5.2		5.2	1.7	4.4	
t <sub>en</sub>	ŌĒ	Υ		(1)	1.1	5.1		5	1.2	4.3	ns
t <sub>dis</sub>	ŌĒ	Υ		(1)	1.4	5.5		4.7	1.6	4.5	ns

<sup>(1)</sup> This information was not available at the time of publication.

#### **OPERATING CHARACTERISTICS**


 $T_A = 25^{\circ}C$ 

PARAMETER		TEST C	ONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
Power dissipation	All outputs enabled			(1)	119	132	_
C <sub>pd</sub> capacitance per bit (four outputs switching)	All outputs disabled	$C_L = 0,$	0, f = 10 MHz	(1)	22	25	pF

<sup>(1)</sup> This information was not available at the time of publication.




#### PARAMETER MEASUREMENT INFORMATION



TEST	<b>S</b> 1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT

V	IN	PUT	,,	V <sub>M</sub> V <sub>LOAD</sub>		ь	V
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	t <sub>r</sub> /t <sub>f</sub> V <sub>M</sub> V		CL	R <sub>L</sub>	$oldsymbol{V}_\Delta$
1.8 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O} = 50 \Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

# DGG (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated