

# Three PLL General Purpose EPROM Programmable Clock Generator

## Features

- Three Integrated Phase Locked Loops
- EPROM programmability
- Factory Programmable (CY2292) or Field Programmable (CY2292F) Device Options
- Low-skew, Low-jitter, High Accuracy Outputs
- Power Management Options (Shutdown, OE, Suspend)
- Frequency Select Option
- Smooth Slewing on CPUCLK
- Configurable 3.3V or 5V Operation
- 16-pin SOIC Package (CY2292F also in TSSOP)


## Benefits

- Generates up to three custom frequencies from external sources
- Easy customization and fast turnaround
- Programming support available for all opportunities
- Supports low-power applications
- Eight user selectable frequencies on CPU PLL
- Allows downstream PLLs to stay locked on CPUCLK output
- Industry standard packaging saves on board space

## Selector Guide


Part Number	Input Frequency Range	Output Frequency Range	Specifics
CY2292SC, SL, SXC, SXL	10 MHz–25 MHz (external crystal) 1 MHz–30 MHz (reference clock)	76.923 kHz–100 MHz (5V) 76.923 kHz–80 MHz (3.3V)	Factory Programmable Commercial Temperature
CY2292SI, SXI	10 MHz–25 MHz (external crystal) 1 MHz–30 MHz (reference clock)	76.923 kHz–90 MHz (5V) 76.923 kHz–66.6 MHz (3.3V)	Factory Programmable Industrial Temperature
CY2292F, FXC, FZX	10 MHz–25 MHz (external crystal) 1 MHz–30 MHz (reference clock)	76.923 kHz–90 MHz (5V) 76.923 kHz–66.6 MHz (3.3V)	Field Programmable Commercial Temperature
CY2292FXI, FZXI	10 MHz–25 MHz (external crystal) 1 MHz–30 MHz (reference clock)	76.923 kHz–80 MHz (5V) 76.923 kHz–60.0 MHz (3.3V)	Field Programmable Industrial Temperature

## Logic Block Diagram



## Pinouts

**Figure 1. CY2292 – 16-pin SOIC**



### Pin Definitions

Name	Pin Number CY2292	Description
CLKC	1	Configurable clock output C.
V <sub>DD</sub>	2, 14	Voltage supply.
GND	3, 11	Ground.
XTALIN <sup>[1]</sup>	4	Reference crystal input or external reference clock input.
XTALOUT <sup>[1, 2]</sup>	5	Reference crystal feedback.
XBUF	6	Buffered reference clock output.
CLKD	7	Configurable clock output D.
CPUCLK	8	CPU frequency clock output.
CLKB	9	Configurable clock output B.
CLKA	10	Configurable clock output A.
S0	12	CPU clock select input, bit 0.
S1	13	CPU clock select input, bit 1.
S2/SUSPEND	15	CPU clock select input, bit 2. Optionally enables suspend feature when LOW. <sup>[3]</sup>
SHUTDOWN/OE	16	Places outputs in three-state <sup>[4]</sup> condition and shuts down chip when LOW. Optionally, only places outputs in three-state <sup>[4]</sup> condition and does not shut down chip when LOW.

## Operation

The CY2292 is a third-generation family of clock generators. The CY2292 is upwardly compatible with the industry standard ICD2023 and ICD2028 and continues their tradition by providing a high level of customizable features to meet the diverse clock generation needs of modern motherboards and other synchronous systems.

All parts provide a highly configurable set of clocks for PC motherboard applications. Each of the four configurable clock outputs (CLKA–CLKD) can be assigned 1 of 30 frequencies in any combination. Multiple outputs configured for the same or related<sup>[3]</sup> frequencies have low ( $\leq 500$  ps) skew, in effect providing on-chip buffering for heavily loaded signals.

The CY2292 can be configured for either 5V or 3.3V operation. The internal ROM tables use EPROM technology, allowing full customization of output frequencies. The reference oscillator has been designed for 10 MHz to 25 MHz crystals, providing additional flexibility. No external components are required with

this crystal. Alternatively, an external reference clock of frequency between 1 MHz and 30 MHz can be used.

## Output Configuration

The CY2292 has four independent frequency sources on-chip. These are the reference oscillator, and three Phase-Locked Loops (PLLs). Each PLL has a specific function. The System PLL (SPLL) provides fixed output frequencies on the configurable outputs. The SPLL offers the most output frequency divider options. The CPU PLL (CPLL) is controlled by the select inputs (S0–S2) to provide eight user-selectable frequencies with smooth slewing between frequencies. The Utility PLL (UPLL) provides the most accurate clock. It is often used for miscellaneous frequencies not provided by the other frequency sources.

All configurations are EPROM programmable, providing short sample and production lead times. Please refer to the application note *Understanding the CY2291, CY2292, and CY2295* for information on configuring the part.

### Notes

- For best accuracy, use a parallel-resonant crystal,  $C_{LOAD} \approx 17$  pF or 18 pF.
- Float XTALOUT pin if XTALIN is driven by reference clock (as opposed to crystal).
- Please refer to application note "Understanding the CY2291, CY2292 and CY2295" for more information.
- The CY2292 has weak pull downs on all outputs. Hence, when a three-state condition is forced on the outputs, the output pins are pulled LOW.

## Power-Saving Features

The SHUTDOWN/OE input three-states the outputs when pulled LOW. If system shutdown is enabled, a LOW on this pin also shuts off the PLLs, counters, the reference oscillator, and all other active components. The resulting current on the  $V_{DD}$  pins is less than 50  $\mu\text{A}$  (for commercial temperature or 100  $\mu\text{A}$  for industrial temperature). After leaving shutdown mode, the PLLs have to relock. All outputs have a weak pull down so that the outputs do not float when three-stated.<sup>[4]</sup>

The S2/SUSPEND input can be configured to shut down a customizable set of outputs and/or PLLs, when LOW. All PLLs and any of the outputs can be shut off in nearly any combination. The only limitation is that if a PLL is shut off, all outputs derived from it must also be shut off. Suspending a PLL shuts off all associated logic, while suspending an output simply forces a three-state condition.<sup>[3]</sup>

The CPUCLK can slew (transition) smoothly between 20 MHz and the maximum output frequency (100 MHz at 5V/80 MHz at 3.3V for Commercial Temp. parts or 90 MHz at 5V/66.6 MHz at 3.3V for Industrial Temp. and for field-programmed parts). This feature is extremely useful in "Green" applications, where reducing the frequency of operation can result in considerable power savings.

## CyClocks Software

CyClocks™ is an easy-to-use application that allows you to configure any one of the EPROM-programmable clocks offered by Cypress. You may specify the input frequency, PLL and output frequencies, and different functional options. Please note the output frequency ranges in this data sheet when specifying them in CyClocks to ensure that you stay within the limits. CyClocks also has a power calculation feature that allows you to see the power consumption of your specific configuration. CyClocks is a

sub-application located within the CyberClocks™ software. You can download a copy of CyberClocks for free on Cypress's web site at [www.cypress.com](http://www.cypress.com).

## Cypress FTG Programmer

The Cypress Frequency Timing Generator (FTG) Programmer is a portable programmer designed to custom program our family of EPROM Field Programmable Clock Devices. The FTG programmers connect to a PC serial port and allow users of CyClocks software to quickly and easily program any of the CY2291F, CY2292F, CY2071AF, and CY2907F devices. The ordering code for the Cypress FTG Programmer is CY3670.

## Custom Configuration Request Procedure

The CY229x are EPROM-programmable devices that may be configured in the factory or in the field by a Cypress Field Application Engineer (FAE). The output frequencies requested is matched as closely as the internal PLL divider and multiplier options allow. All custom requests must be submitted to your local Cypress FAE or sales representative. The method to use to request custom configurations is:

Use CyClocks software. This software automatically calculates the output frequencies that can be generated by the CY229x devices and provides a print-out of final pinout which can be submitted (in electronic or print format) to your local FAE or sales representative. The CyClocks software is available free of charge from the Cypress web site (<http://www.cypress.com>) or from your local sales representative.

Once the custom request has been processed you receive a part number with a 3-digit extension (for example, CY2292SC-128) specific to the frequencies and pinout of your device. This is the part number used for samples requests and production orders.

## Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Supply Voltage.....-0.5V to +7.0V  
DC Input Voltage .....-0.5V to +7.0V  
Storage Temperature ..... -65°C to +150°C

Max. Soldering Temperature (10 sec) ..... 260°C  
Junction Temperature ..... 150°C  
Package Power Dissipation..... 750 mW  
Static Discharge Voltage.....≤ 2000V  
(per MIL-STD-883, Method 3015)

## Operating Conditions<sup>[5]</sup>

Parameter	Description	Part Numbers	Min	Max	Unit
V <sub>DD</sub>	Supply Voltage, 5.0V operation	All	4.5	5.5	V
V <sub>DD</sub>	Supply Voltage, 3.3V operation	All	3.0	3.6	V
T <sub>A</sub>	Commercial Operating Temperature, Ambient	CY2292/CY2292F	0	70	°C
	Industrial Operating Temperature, Ambient	CY2292I/CY2292FI	-40	85	°C
C <sub>LOAD</sub>	Max. Load Capacitance 5.0V Operation	All		25	pF
C <sub>LOAD</sub>	Max. Load Capacitance 3.3V Operation	All		15	pF
f <sub>REF</sub>	External Reference Crystal	All	10.0	25.0	MHz
	External Reference Clock <sup>[6, 7, 8]</sup>	All	1	30	MHz

## Electrical Characteristics, Commercial 5.0V

Parameter	Description	Conditions	Min	Typ.	Max	Unit
V <sub>OH</sub>	HIGH-Level Output Voltage	I <sub>OH</sub> = 4.0 mA	2.4			V
V <sub>OL</sub>	LOW-Level Output Voltage	I <sub>OL</sub> = 4.0 mA			0.4	V
V <sub>IH</sub>	HIGH-Level Input Voltage <sup>[9]</sup>	Except crystal pins	2.0			V
V <sub>IL</sub>	LOW-Level Input Voltage <sup>[9]</sup>	Except crystal pins			0.8	V
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = V <sub>DD</sub> - 0.5V		<1	10	μA
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = +0.5V		<1	10	μA
I <sub>OZ</sub>	Output Leakage Current	Three-state outputs			250	μA
I <sub>DD</sub>	V <sub>DD</sub> Supply Current <sup>[10]</sup> Commercial	V <sub>DD</sub> = V <sub>DD</sub> max., 5V operation		75	100	mA
I <sub>DDS</sub>	V <sub>DD</sub> Power Supply Current in Shutdown Mode <sup>[10]</sup>	Shutdown active		10	50	μA

## Electrical Characteristics, Commercial 3.3V

Parameter	Description	Conditions	Min	Typ.	Max	Unit
V <sub>OH</sub>	HIGH-Level Output Voltage	I <sub>OH</sub> = 4.0 mA	2.4			V
V <sub>OL</sub>	LOW-Level Output Voltage	I <sub>OL</sub> = 4.0 mA			0.4	V
V <sub>IH</sub>	HIGH-Level Input Voltage <sup>[9]</sup>	Except crystal pins	2.0			V
V <sub>IL</sub>	LOW-Level Input Voltage <sup>[9]</sup>	Except crystal pins			0.8	V
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = V <sub>DD</sub> - 0.5V		< 1	10	μA
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = +0.5V		< 1	10	μA
I <sub>OZ</sub>	Output Leakage Current	Three-state outputs			250	μA
I <sub>DD</sub>	V <sub>DD</sub> Supply Current <sup>[10]</sup> Commercial	V <sub>DD</sub> = V <sub>DD</sub> Max., 3.3V operation		50	65	mA
I <sub>DDS</sub>	V <sub>DD</sub> Power Supply Current in Shutdown Mode <sup>[10]</sup>	Shutdown active		10	50	μA

### Notes

5. Electrical parameters are guaranteed by design with these operating conditions, unless otherwise noted.
6. External input reference clock must have a duty cycle between 40% and 60%, measured at V<sub>DD</sub>/2.
7. Please refer to application note "Crystal Oscillator Topics" for information on AC-coupling the external input reference clock.
8. The oscillator circuit is optimized for a crystal reference and for external reference clocks up to 20 MHz. For external reference clocks above 20 MHz, it is recommended that a 150Ω pull up resistor to V<sub>DD</sub> be connected to the Xout pin.
9. Xtal inputs have CMOS thresholds.
10. Load = Max., V<sub>IN</sub> = 0V or V<sub>DD</sub>, Typical (-104) configuration, CPUCLK = 66 MHz. Other configurations vary. Power can be approximated by the following formula (multiply by 0.65 for 3V operation): I<sub>DD</sub> = 10 + 0.06 • (F<sub>CPLL</sub> + F<sub>UPLL</sub> + 2 • F<sub>SPLL</sub>) + 0.27 • (F<sub>CLKA</sub> + F<sub>CLKB</sub> + F<sub>CLKC</sub> + F<sub>CLKD</sub> + F<sub>CPUCLK</sub> + F<sub>XBUF</sub>).

## Electrical Characteristics, Industrial 5.0V

Parameter	Description	Conditions	Min	Typ.	Max	Unit
V <sub>OH</sub>	HIGH-Level Output Voltage	I <sub>OH</sub> = 4.0 mA	2.4			V
V <sub>OL</sub>	LOW-Level Output Voltage	I <sub>OL</sub> = 4.0 mA			0.4	V
V <sub>IH</sub>	HIGH-Level Input Voltage <sup>[9]</sup>	Except crystal pins	2.0			V
V <sub>IL</sub>	LOW-Level Input Voltage <sup>[9]</sup>	Except crystal pins			0.8	V
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = V <sub>DD</sub> – 0.5V		<1	10	μA
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = +0.5V		<1	10	μA
I <sub>OZ</sub>	Output Leakage Current	Three-state outputs			250	μA
I <sub>DD</sub>	V <sub>DD</sub> Supply Current <sup>[10]</sup> Industrial	V <sub>DD</sub> = V <sub>DD</sub> Max., 5V operation		75	110	mA
I <sub>DDS</sub>	V <sub>DD</sub> Power Supply Current in Shutdown Mode <sup>[10]</sup>	Shutdown active		10	100	μA

## Electrical Characteristics, Industrial 3.3V

Parameter	Description	Conditions	Min	Typ.	Max	Unit
V <sub>OH</sub>	HIGH-Level Output Voltage	I <sub>OH</sub> = 4.0 mA	2.4			V
V <sub>OL</sub>	LOW-Level Output Voltage	I <sub>OL</sub> = 4.0 mA			0.4	V
V <sub>IH</sub>	HIGH-Level Input Voltage <sup>[9]</sup>	Except crystal pins	2.0			V
V <sub>IL</sub>	LOW-Level Input Voltage <sup>[9]</sup>	Except crystal pins			0.8	V
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = V <sub>DD</sub> – 0.5V		<1	10	μA
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = +0.5V		<1	10	μA
I <sub>OZ</sub>	Output Leakage Current	Three-state outputs			250	μA
I <sub>DD</sub>	V <sub>DD</sub> Supply Current <sup>[10]</sup> Industrial	V <sub>DD</sub> = V <sub>DD</sub> Max., 3.3V operation		50	70	mA
I <sub>DDS</sub>	V <sub>DD</sub> Power Supply Current in Shutdown Mode <sup>[10]</sup>	Shutdown active		10	100	μA

## Switching Characteristics, Commercial 5.0V

Parameter	Name	Description	Min	Typ.	Max	Unit
t <sub>1</sub>	Output Period	Clock output range, 5V operation	10 (100 MHz)		13000 (76.923 kHz)	ns
			11.1 (90 MHz)		13000 (76.923 kHz)	ns
	Output Duty Cycle <sup>[11]</sup>	Duty cycle for outputs, defined as t <sub>2</sub> ÷ t <sub>1</sub> <sup>[12]</sup> f <sub>OUT</sub> ≥ 66 MHz	40%	50%	60%	
		Duty cycle for outputs, defined as t <sub>2</sub> ÷ t <sub>1</sub> <sup>[12]</sup> f <sub>OUT</sub> < 66 MHz	45%	50%	55%	
t <sub>3</sub>	Rise Time	Output clock rise time <sup>[13]</sup>		3	5	ns
t <sub>4</sub>	Fall Time	Output clock fall time <sup>[13]</sup>		2.5	4	ns
t <sub>5</sub>	Output Disable Time	Time for output to enter three-state mode after SHUTDOWN/OE goes LOW		10	15	ns

### Notes

11. XBUF duty cycle depends on XTALIN duty cycle.  
12. Measured at 1.4V.  
13. Measured between 0.4V and 2.4V.

**Switching Characteristics, Commercial 5.0V** (continued)

Parameter	Name	Description	Min	Typ.	Max	Unit
t <sub>6</sub>	Output Enable Time	Time for output to leave three-state mode after SHUTDOWN/OE goes HIGH		10	15	ns
t <sub>7</sub>	Skew	Skew delay between any identical or related outputs <sup>[3, 12, 14]</sup>		< 0.25	0.5	ns
t <sub>8</sub>	CPUCLK Slew	Frequency transition rate	1.0		20.0	MHz/ms
t <sub>9A</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter (t <sub>9A</sub> max. – t <sub>9A</sub> min.), % of clock period (f <sub>OUT</sub> ≤ 4 MHz)		< 0.5	1	%
t <sub>9B</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter (t <sub>9B</sub> max. – t <sub>9B</sub> min.) (4 MHz ≤ f <sub>OUT</sub> ≤ 16 MHz)		< 0.7	1	ns
t <sub>9C</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter (16 MHz < f <sub>OUT</sub> ≤ 50 MHz)		< 400	500	ps
t <sub>9D</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter (f <sub>OUT</sub> > 50 MHz)		< 250	350	ps
t <sub>10A</sub>	Lock Time for CPLL	Lock Time from Power up		< 25	50	ms
t <sub>10B</sub>	Lock Time for UPLL and SPLL	Lock Time from Power up		< 0.25	1	ms
	Slew Limits	CPU PLL Slew Limits				
		CY2292SC, SXC	20		100	MHz
		CY2292F, FXC, FZX	20		90	MHz

**Switching Characteristics, Commercial 3.3V**

Parameter	Name	Description	Min	Typ.	Max	Unit
t <sub>1</sub>	Output Period	Clock output range, 3.3V operation				
		CY2292SL, SXL	12.5 (80 MHz)		13000 (76.923 kHz)	ns
		CY2292F, FXC, FZX	15 (66.6 MHz)		13000 (76.923 kHz)	ns
	Output Duty Cycle <sup>[11]</sup>	Duty cycle for outputs, defined as t <sub>2</sub> ÷ t <sub>1</sub> <sup>[12]</sup> f <sub>OUT</sub> ≥ 66 MHz	40%	50%	60%	
		Duty cycle for outputs, defined as t <sub>2</sub> ÷ t <sub>1</sub> <sup>[12]</sup> f <sub>OUT</sub> < 66 MHz	45%	50%	55%	
t <sub>3</sub>	Rise Time	Output clock rise time <sup>[13]</sup>		3	5	ns
t <sub>4</sub>	Fall Time	Output clock fall time <sup>[13]</sup>		2.5	4	ns
t <sub>5</sub>	Output Disable Time	Time for output to enter three-state mode after SHUTDOWN/OE goes LOW		10	15	ns
t <sub>6</sub>	Output Enable Time	Time for output to leave three-state mode after SHUTDOWN/OE goes HIGH		10	15	ns
t <sub>7</sub>	Skew	Skew delay between any identical or related outputs <sup>[3, 12, 14]</sup>		< 0.25	0.5	ns
t <sub>8</sub>	CPUCLK Slew	Frequency transition rate	1.0		20.0	MHz/ms
t <sub>9A</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter (t <sub>9A</sub> max. – t <sub>9A</sub> min.), % of clock period (f <sub>OUT</sub> ≤ 4 MHz)		< 0.5	1	%
t <sub>9B</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter (t <sub>9B</sub> max. – t <sub>9B</sub> min.) (4 MHz ≤ f <sub>OUT</sub> ≤ 16 MHz)		< 0.7	1	ns
t <sub>9C</sub>	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter (16 MHz < f <sub>OUT</sub> ≤ 50 MHz)		< 400	500	ps

**Note**

14. Jitter varies with configuration. All standard configurations sample tested at the factory conform to this limit. For more information on jitter, please refer to the application note: *Jitter in PLL-Based Systems*.

**Switching Characteristics, Commercial 3.3V** (continued)

Parameter	Name	Description	Min	Typ.	Max	Unit
$t_{9D}$	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter ( $f_{OUT} > 50$ MHz)		< 250	350	ps
$t_{10A}$	Lock Time for CPLL	Lock Time from Power up		< 25	50	ms
$t_{10B}$	Lock Time for UPLL and SPLL	Lock Time from Power up		< 0.25	1	ms
	Slew Limits	CPU PLL Slew Limits				
		CY2292SL, SXL	20		80	MHz
		CY2292F, FXC, FZX	20		66.6	MHz

**Switching Characteristics, Industrial 5.0V**

Parameter	Name	Description	Min	Typ.	Max	Unit
$t_1$	Output Period	Clock output range, 5V operation				
		CY2292SI, SXI	11.1 (90 MHz)		13000 (76.923 kHz)	ns
		CY2292FXI, FZXI	12.5 (80 MHz)		13000 (76.923 kHz)	ns
	Output Duty Cycle <sup>[11]</sup>	Duty cycle for outputs, defined as $t_2 \div t_1$ <sup>[12]</sup> $f_{OUT} \geq 66$ MHz	40%	50%	60%	
		Duty cycle for outputs, defined as $t_2 \div t_1$ <sup>[12]</sup> $f_{OUT} < 66$ MHz	45%	50%	55%	
$t_3$	Rise Time	Output clock rise time <sup>[13]</sup>		3	5	ns
$t_4$	Fall Time	Output clock fall time <sup>[13]</sup>		2.5	4	ns
$t_5$	Output Disable Time	Time for output to enter three-state mode after SHUTDOWN/OE goes LOW		10	15	ns
$t_6$	Output Enable Time	Time for output to leave three-state mode after SHUTDOWN/OE goes HIGH		10	15	ns
$t_7$	Skew	Skew delay between any identical or related outputs <sup>[3, 12, 14]</sup>		< 0.25	0.5	ns
$t_8$	CPUCLK Slew	Frequency transition rate	1.0		20.0	MHz/ms
$t_{9A}$	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter ( $t_{9A}$ max. – $t_{9A}$ min.), % of clock period ( $f_{OUT} \leq 4$ MHz)		< 0.5	1	%
$t_{9B}$	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter ( $t_{9B}$ max. – $t_{9B}$ min.) (4 MHz $\leq f_{OUT} \leq 16$ MHz)		< 0.7	1	ns
$t_{9C}$	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter (16 MHz $< f_{OUT} \leq 50$ MHz)		< 400	500	ps
$t_{9D}$	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter ( $f_{OUT} > 50$ MHz)		< 250	350	ps
$t_{10A}$	Lock Time for CPLL	Lock Time from Power up		<25	50	ms
$t_{10B}$	Lock Time for UPLL and SPLL	Lock Time from Power up		<0.25	1	ms
	Slew Limits	CPU PLL Slew Limits				
		CY2292SI, SXI	20		90	MHz
		CY2292FXI, FZXI	20		80	MHz




## Switching Characteristics, Industrial 3.3V

Parameter	Name	Description	Min	Typ.	Max	Unit
$t_1$	Output Period	Clock output range, 3.3V operation	15 (66.6 MHz)		13000 (76.923 kHz)	ns
			16.66 (60 MHz)		13000 (76.923 kHz)	ns
	Output Duty Cycle <sup>[11]</sup>	Duty cycle for outputs, defined as $t_2 \div t_1$ <sup>[12]</sup> $f_{OUT} \geq 66$ MHz	40%	50%	60%	
		Duty cycle for outputs, defined as $t_2 \div t_1$ <sup>[12]</sup> $f_{OUT} < 66$ MHz	45%	50%	55%	
$t_3$	Rise Time	Output clock rise time <sup>[13]</sup>		3	5	ns
$t_4$	Fall Time	Output clock fall time <sup>[13]</sup>		2.5	4	ns
$t_5$	Output Disable Time	Time for output to enter three-state mode after SHUTDOWN/OE goes LOW		10	15	ns
$t_6$	Output Enable Time	Time for output to leave three-state mode after SHUTDOWN/OE goes HIGH		10	15	ns
$t_7$	Skew	Skew delay between any identical or related outputs <sup>[3, 12, 14]</sup>		< 0.25	0.5	ns
$t_8$	CPUCLK Slew	Frequency transition rate	1.0		20.0	MHz/m s
$t_{9A}$	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter ( $t_{9A}$ max. – $t_{9A}$ min.), % of clock period ( $f_{OUT} \leq 4$ MHz)		< 0.5	1	%
$t_{9B}$	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter ( $t_{9B}$ max. – $t_{9B}$ min.) (4 MHz $\leq f_{OUT} \leq 16$ MHz)		< 0.7	1	ns
$t_{9C}$	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter (16 MHz < $f_{OUT} \leq 50$ MHz)		< 400	500	ps
$t_{9D}$	Clock Jitter <sup>[14]</sup>	Peak-to-peak period jitter ( $f_{OUT} > 50$ MHz)		< 250	350	ps
$t_{10A}$	Lock Time for CPLL	Lock Time from Power up		< 25	50	ms
$t_{10B}$	Lock Time for UPLL and SPILL	Lock Time from Power up		< 0.25	1	ms
	Slew Limits	CPU PLL Slew Limits				
			CY2292SI, SXI	20	66.6	MHz
			CY2292FXI, FZXI	20	60	MHz

## Switching Waveforms


Figure 2. All Outputs, Duty Cycle and Rise/Fall Time






## Switching Waveforms (continued)


**Figure 3. Output Three-State Timing<sup>[4]</sup>**




**Figure 4. CLK Outputs Jitter and Skew**



**Figure 5. CPU Frequency Change**



## Test Circuit



## Package Characteristics

Package	$\theta_{JA}$ (C/W)	$\theta_{JC}$ (C/W)	Transistor Count
16-pin SOIC	83	19	9271

## Ordering Information

Ordering Code	Package Type	Operating Range	Operating Voltage
CY2292SC-XXX <sup>[15]</sup>	16-Pin SOIC	Commercial, 0° to 70°C	5.0V
CY2292SC-XXXT <sup>[15]</sup>	16-Pin SOIC – Tape and Reel	Commercial, 0° to 70°C	5.0V
CY2292SL-XXX <sup>[15]</sup>	16-Pin SOIC	Commercial, 0° to 70°C	3.3V
CY2292SL-XXXT <sup>[15]</sup>	16-Pin SOIC – Tape and Reel	Commercial, 0° to 70°C	3.3V
CY2292F <sup>[15]</sup>	16-Pin SOIC	Commercial, 0° to 70°C	3.3V or 5.0V
CY2292FT <sup>[15]</sup>	16-Pin SOIC – Tape and Reel	Commercial, 0° to 70°C	3.3V or 5.0V
CY2292SI-XXX <sup>[15]</sup>	16-Pin SOIC	Industrial, –40° to 85°C	3.3V or 5.0V
CY2292SI-XXXT <sup>[15]</sup>	16-Pin SOIC – Tape and Reel	Industrial, –40° to 85°C	3.3V or 5.0V
<b>Pb-Free</b>			
CY2292SXC-XXX	16-Pin SOIC	Commercial, 0° to 70°C	5.0V
CY2292SXC-XXXT	16-Pin SOIC – Tape and Reel	Commercial, 0° to 70°C	5.0V
CY2292SXL-XXX	16-Pin SOIC	Commercial, 0° to 70°C	3.3V
CY2292SXL-XXXT	16-Pin SOIC – Tape and Reel	Commercial, 0° to 70°C	3.3V
CY2292FXC	16-Pin SOIC	Commercial, 0° to 70°C	3.3V or 5.0V
CY2292FXCT	16-Pin SOIC – Tape and Reel	Commercial, 0° to 70°C	3.3V or 5.0V
CY2292SXI-XXX	16-Pin SOIC	Industrial, –40° to 85°C	3.3V or 5.0V
CY2292SXI-XXXT	16-Pin SOIC – Tape and Reel	Industrial, –40° to 85°C	3.3V or 5.0V
CY2292FXI	16-Pin SOIC	Industrial, –40° to 85°C	3.3V or 5.0V
CY2292FXIT	16-Pin SOIC – Tape and Reel	Industrial, –40° to 85°C	3.3V or 5.0V
CY2292FZX	16-Pin TSSOP	Commercial, 0° to 70°C	3.3V or 5.0V
CY2292FZXT	16-Pin TSSOP – Tape and Reel	Commercial, 0° to 70°C	3.3V or 5.0V
CY2292FZXI	16-Pin TSSOP	Industrial, –40° to 85°C	3.3V or 5.0V
CY2292FZXIT	16-Pin TSSOP – Tape and Reel	Industrial, –40° to 85°C	3.3V or 5.0V

**Note**

15. Not recommended for new designs.

## Package Diagrams

Figure 6. 16-Pin (150-Mil) SOIC S16.15





Figure 7. 16-Pin TSSOP 4.40 mm Body Z16.173



## Document History Page

Document Title: CY2292 Three PLL General Purpose EPROM Programmable Clock Generator Document Number: 38-07449				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	116993	DSG	07/01/02	Changed from Spec number: 38-00946 to 38-07449
*A	119639	CKN	12/05/02	Changed 8 MHz to 20 MHz in Power-saving Features
*B	277130	RGL	10/26/04	Added Lead-free Devices
*C	395808	RGL	09/07/05	Minor Change: fixed the typo in the ordering code
*D	2565316	AESA/KVM	09/16/08	Updated template. Added Note "Not recommended for new designs." Removed part number CY2292FI, CY2292FIT, CY2292FZ, and CY2292FZT. Changed Lead-Free to Pb-Free. Changed CyClock reference to include CyberClocks.
*E	2761988	KVM	09/10/09	Corrected operating range attribute for CY2292FZXI and CY2292FZXI in Ordering Information table. Revised Selector Guide (p. 1): removed Outputs column, updated part number suffixes, and consolidated two rows Updated part number suffixes in Switching Characteristics tables

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [cypress.com/sales](http://cypress.com/sales).

### Products

PSoC	<a href="http://psoc.cypress.com">psoc.cypress.com</a>
Clocks & Buffers	<a href="http://clocks.cypress.com">clocks.cypress.com</a>
Wireless	<a href="http://wireless.cypress.com">wireless.cypress.com</a>
Memories	<a href="http://memory.cypress.com">memory.cypress.com</a>
Image Sensors	<a href="http://image.cypress.com">image.cypress.com</a>

© Cypress Semiconductor Corporation, 2002-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.