# Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp. Customer Support Dept. April 1, 2003



#### **Cautions**

Keep safety first in your circuit designs!

Renesas Technology Corporation puts the maximum effort into making semiconductor products better
and more reliable, but there is always the possibility that trouble may occur with them. Trouble with
semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate
measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or
(iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
  - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
  - Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
  - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

# HD74LS195A.4-bit Parallel-Access Shift Registers

This 4-bit register features parallel inputs, parallel outputs, J-R serial inputs, shift/load control input, and a direct over-riding clear. All inputs are buffered to lower the input drive requirements. The registers have two modes of operation:


Parallel (broadside) load

Shift (in the direction  $Q_A$  toward  $Q_D$ )


Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data

is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited. Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the J-R inputs. These inputs permit the first stage to perform as a J-R, D-, or T-type flip-flop as shown in the function table.

#### **MBLOCK DIAGRAM**



#### ■PIN ARRANGEMENT



#### **mrecommended operating conditions**

	Item	Symbol	min	typ	max	Unit
Clock frequency	felock	0	-	30	MHz	
Clock pulse width		te(CE)	16			ns
Clear pulse width		tw(CLR)	12	-		ns
	Shift/load		25	·		
Setup time	Seiral and parallel data	tsu.	15			ns
	Clear inactive-state	·	25			
Release time		tretease		-	5	ns
Hold time		th	0		-	ns

#### **IIIFUNCTION TABLE**

		Inpu	its					7	:		Outputs	<u>,,, , , , , , , , , , , , , , , , , , </u>	
			Se	rial		Par	allel		0.	Qв	Qc	Qn	Q̄υ
Clear	Shift/Load	Clock	J	K	Α	В	С	D	Q۸	¥β	W.		<b>Q</b> 1)
L	×	×	×	×	×	×	×	×	L	L	L.	L	Н
Н	L	1	×	×	a	b	c	d	. a	ь	с	d	d
Н	Н	L	×	×	×	×	×	×	QAO	Q <sub>B0</sub>	Q <sub>C0</sub>	Quo	Q130
Н	Н	1	L	Н	×	×	×	×	QAO	QAO	Q <sub>Bn</sub>	Qun	$\overline{\mathbf{Q}}_{Cn}$
Н	Н	1	L	L	×	×	×	×	L	QAn	Qn	Qc <sub>n</sub>	$\overline{\overline{\mathbf{Q}}}_{Cn}$
Н	н	1	Н	Н	×	×	×	×	Н	QAn	Qn	Qcn	Qcn
н	Н	1	Н	L	×	×	×	×	QAn	QAn	QBn	Qcn	Qcn

Notes) 1. H; high level, L; low level, X; irrelevant

- 2. †; transition from low to high level
- 3. 4; transition from high to low level
- a~d; the level of steady-state input at inputs A,B,C, or D, respectively
- QA0~QD0; the level of QA, QB, QC, or QD, respectively, before the indicated steady-state input conditions were established.
- 6. Q<sub>An</sub>~Q<sub>Dn</sub>; the level of Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, or Q<sub>D</sub>, respectively, before the most-recent † transition of the

### **ELECTRICAL CHARACTERISTICS** ( $Ta = -20 \sim +75$ °C)


Item	Symbol	Test Conditio	ns	min	typ	max	Unit
	VIH			2.0		_	V
Input voltage	VIL					0.8	V
	Von	$V_{CC} = 4.75V$ , $V_{IH} = 2V$ , $V_{IL} = 0.8V$	2.7		_	V	
Output voltage	Voi.	$V_{CC} = 4.75 \text{V},  V_{IH} = 2 \text{V},$	IoL = 4mA	-		0.4	v
		$V_{IL}=0.8V$	IoL = 8mA			0.5	
	Iн	$V_{CC} = 5.25 \text{V},  V_t = 2.7 \text{V}$		-		20	μΑ
Input current	Ī1L	$V_{CC} = 5.25 \text{V},  V_I = 0.4 \text{V}$		_	_	-0.4	mA
•	- Iı	$V_{CC}=5.25$ V, $V_I=7$ V		_	_	0.1	mA
Short-circuit output current	los	$V_{CC} = 5.25V$		20		-100	mA
Supply current**	Icc	$V_{CC} = 5.25V$			14	21	mA
Input clamp voltage	Vik	$V_{CC} = 4.75 \text{V}, I_{IN} = -18 \text{m/s}$	1		_	-1.5	V

<sup>\*</sup> VCC=5V, Ta=25°C

#### **ESWITCHING CHARACTERISTICS** ( $V_{cc} = 5V$ , $T_a = 25^{\circ}C$ )

I t em	Symbol	Inputs	Outputs	Test Conditions	min	typ	max	Unit
Maximum clock frequency	fmoz	Clock	$Q_A \sim Q_D$		30	39	-	MHz
	tphL	Clear	$Q_A \sim Q_D$	C <sub>L</sub> =15pF	_	19	30	ns
Propagation delay time	tPLH		QA~QD, QD	$R_L = 2k \Omega$		14	22	ns
110pagation datay time	tPHL	Clock Q		'l	_	17	26	ns

#### COUNT SEQUENCE




<sup>\*\*</sup> With all outputs open, shift/load grounded, and 4.5V applied to the J, K, and data inputs, I<sub>CC</sub> is measured by applying a momentary ground, followed by 4.5V, to clear and then applying a momentary ground, followed by 4.5V, to clock.

### **HD74LS195A**

#### **TESTING METHOD**

#### 1) Test Circuit




Notes) 1. C<sub>L</sub> includes probe and jig capacitance.

2. All diodes are 1S2074 (H).

#### 2) Testing Table

	From input				I	nputs							Outputs		
Item	to output	CLR	Shift/Load	J	K	CK	A	В	С	D	Q۸	Qв	Qc	QD	$\overline{\mathbf{Q}}_{\mathrm{D}}$
fmaz		4.5V	4.5V	4.5V	GND	IN	4.5V	4.5V	4.5V	4.5V	OUT	OUT	OUT	OUT	OUT
tphL	Clear→ Qa~QD	IN	GND	4.5V	4.5V	IN	4.5V	4.5V	4.5V	4.5V	OUT	OUT	OUT	OUT	Marin .
<b>t</b> PLH	Clock→	4.5V	4.5V	4.5V	GND	IN	4.5V	4.5V	4.5V	4.5V	OUT	OUT	OUT	OUT	OUT
<i>t</i> PHL	$Q_A \sim Q_D, \overline{Q}_D$	4.5V	GND	4.5V	4.5V	IN	IN	IN	IN	IN	OUT	OUT	OUT	OUT	OUT

#### Waveform




Notes) 1. input pulse; \*tTLH≤15ns, \*tTHL≤6ns. PRR=1MHz, duty cycle 50%


- 2. A clear pulse is applied prior to each test.
- Propagation delay times (tp<sub>LH</sub> and tp<sub>HL</sub>) are measured at t<sub>n+1</sub>. Proper shifting of data is verified at t<sub>n+4</sub> with a functional test.
- 4. J and K inputs are tested the same as data A, B, C, and D


- inputs except that shift/load input remains high.
- 5.  $t_n$ ; bit time before clocking transition.
- 6.  $t_{n+I}$ ; bit time after one clocking transition.
- 7. tn+4; bit time after four clocking transition.

Unit: mm 19.20 20.00 Max 16 7.40 Max 6.30 1.3 1.11 Max 7.62 5.06 Max 2.54 Min 0.51 Min  $0.25^{+0.13}_{-0.05}$  $0.48 \pm 0.10$  $2.54\pm0.25$  $0^{\circ} - 15^{\circ}$ Hitachi Code DP-16 **JEDEC** Conforms EIAJ Conforms Weight (reference value) 1.07 g

Unit: mm









*Dimension including the plating thickness
Base material dimension

Hitachi Code	FP-16DA
JEDEC	_
EIAJ	Conforms
Weight (reference value)	0.24 g

Unit: mm





\*Dimension including the plating thickness
Base material dimension

Hitachi Code	FP-16DN
JEDEC	Conforms
EIAJ	Conforms
Weight (reference value)	0.15 g

#### **Cautions**

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

## HTACHI

#### Hitachi, Ltd.

Semiconductor & Integrated Circuits.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

http:semiconductor.hitachi.com/

NorthAmerica URL Europe Asia (Singapore)

http://www.hitachi-eu.com/hel/ecg http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD\_Frame.htm Asia (Taiwan) Asia (HongKong) http://www.hitachi.com.hk/eng/bo/grp3/index.htm

http://www.hitachi.co.jp/Sicd/indx.htm Japan

#### For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose,CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Dornacher Stra§e 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0

Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park

Maidenhead Berkshire SL6 8YA, United Kingdom

Tel: <44> (1628) 585000 Fax: <44> (1628) 778322

Lower Cookham Road

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218

Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.