



### Features

- Advanced Process Technology
- Ultra Low On-Resistance
- Logic Level Gate Drive
- Advanced Process Technology
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to  $T_{jmax}$
- Lead-Free, RoHS Compliant
- Automotive Qualified \*



HEXFET® Power MOSFET

$V_{DSS}$	60V
$R_{DS(on)}$ typ.	5.4mΩ
max.	6.8mΩ
$I_D$ (Silicon Limited)	99A①
$I_D$ (Package Limited)	50A



G	D	S
Gate	Drain	Source

### Description

Specifically designed for Automotive applications, this HEXFET® Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide variety of other applications.

Base Part Number	Package Type	Standard Pack		Orderable Part Number
		Form	Quantity	
AUIRLR3636	D-pak	Tube	75	AUIRLR3636
		Tape and Reel	2000	AUIRLR3636TR
		Tape and Reel Left	3000	AUIRLR3636TRL
		Tape and Reel Right	3000	AUIRLR3636TRR

### Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature ( $T_A$ ) is 25°C, unless otherwise specified.

Symbol	Parameter	Max.	Units
$I_D$ @ $T_C = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS}$ @ 10V (Silicon Limited)	99 ①	A
$I_D$ @ $T_C = 100^\circ\text{C}$	Continuous Drain Current, $V_{GS}$ @ 10V (Silicon Limited)	70 ①	
$I_D$ @ $T_C = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS}$ @ 10V (Package Limited)	50	
$I_{DM}$	Pulsed Drain Current ②	396	
$P_D$ @ $T_C = 25^\circ\text{C}$	Maximum Power Dissipation	143	W
	Linear Derating Factor	0.95	W/°C
$V_{GS}$	Gate-to-Source Voltage	±16	V
$E_{AS}$	Single Pulse Avalanche Energy (Thermally Limited) ③	170	mJ
$I_{AR}$	Avalanche Current ②	See Fig.14, 15, 22a, 22b	A
$E_{AR}$	Repetitive Avalanche Energy ②		mJ
$dv/dt$	Peak Diode Recovery ④	22	V/ns
$T_J$	Operating Junction and	-55 to + 175	°C
$T_{STG}$	Storage Temperature Range		
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	

### Thermal Resistance

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ⑤	—	1.05	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) ⑥	—	50	
$R_{\theta JA}$	Junction-to-Ambient	—	110	

HEXFET® is a registered trademark of International Rectifier.

\*Qualification standards can be found at <http://www.irf.com/>


Static Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	60	—	—	V	$V_{\text{GS}} = 0\text{V}$ , $I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.07	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D = 5\text{mA}$ ②
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	5.4	6.8	$\text{m}\Omega$	$V_{\text{GS}} = 10\text{V}$ , $I_D = 50\text{A}$ ⑤
		—	6.6	8.3		$V_{\text{GS}} = 4.5\text{V}$ , $I_D = 50\text{A}$ ⑤
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	1.0	—	2.5	V	$V_{\text{DS}} = V_{\text{GS}}$ , $I_D = 100\mu\text{A}$
$g_{\text{fs}}$	Forward Transconductance	31	—	—	S	$V_{\text{DS}} = 25\text{V}$ , $I_D = 50\text{A}$
$R_{\text{G}(\text{int})}$	Internal Gate Resistance	—	0.6	—	$\Omega$	
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	20	$\mu\text{A}$	$V_{\text{DS}} = 60\text{V}$ , $V_{\text{GS}} = 0\text{V}$
		—	—	250		$V_{\text{DS}} = 60\text{V}$ , $V_{\text{GS}} = 0\text{V}$ , $T_J = 125^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	100	$\text{nA}$	$V_{\text{GS}} = 16\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -16\text{V}$

Dynamic Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$Q_g$	Total Gate Charge	—	33	49	nC	$I_D = 50\text{A}$
$Q_{\text{gs}}$	Gate-to-Source Charge	—	11	—		$V_{\text{DS}} = 30\text{V}$
$Q_{\text{gd}}$	Gate-to-Drain ("Miller") Charge	—	15	—		$V_{\text{GS}} = 4.5\text{V}$ ⑤
$Q_{\text{sync}}$	Total Gate Charge Sync. ( $Q_g - Q_{\text{gd}}$ )	—	18	—		$I_D = 50\text{A}$ , $V_{\text{DS}} = 0\text{V}$ , $V_{\text{GS}} = 4.5\text{V}$
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	45	—	ns	$V_{\text{DD}} = 39\text{V}$
$t_r$	Rise Time	—	216	—		$I_D = 50\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	43	—		$R_G = 7.5\Omega$
$t_f$	Fall Time	—	69	—		$V_{\text{GS}} = 4.5\text{V}$ ⑤
$C_{\text{iss}}$	Input Capacitance	—	3779	—	pF	$V_{\text{GS}} = 0\text{V}$
$C_{\text{oss}}$	Output Capacitance	—	332	—		$V_{\text{DS}} = 50\text{V}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	163	—		$f = 1.0\text{MHz}$
$C_{\text{oss}}$ eff. (ER)	Effective Output Capacitance (Energy Related) ⑦	—	437	—		$V_{\text{GS}} = 0\text{V}$ , $V_{\text{DS}} = 0\text{V}$ to $48\text{V}$ ⑦, See Fig.11
$C_{\text{oss}}$ eff. (TR)	Effective Output Capacitance (Time Related) ⑥	—	636	—		$V_{\text{GS}} = 0\text{V}$ , $V_{\text{DS}} = 0\text{V}$ to $48\text{V}$ ⑥

## Diode Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_s$	Continuous Source Current (Body Diode)	—	—	99 ①	A	MOSFET symbol showing the integral reverse p-n junction diode.
	Pulsed Source Current (Body Diode) ②	—	—	396		
$V_{\text{SD}}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}$ , $I_s = 50\text{A}$ , $V_{\text{GS}} = 0\text{V}$ ⑤
	Reverse Recovery Time	—	27	—		$T_J = 25^\circ\text{C}$ $V_R = 51\text{V}$ ,
$Q_{\text{rr}}$	Reverse Recovery Charge	—	32	—	ns	$T_J = 125^\circ\text{C}$ $I_F = 50\text{A}$
		—	31	—		$T_J = 25^\circ\text{C}$ $\text{di}/\text{dt} = 100\text{A}/\mu\text{s}$ ⑤
		—	43	—	nC	$T_J = 125^\circ\text{C}$
$I_{\text{RRM}}$	Reverse Recovery Current	—	2.1	—		$T_J = 25^\circ\text{C}$
$t_{\text{on}}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

## Notes:

- ① Calculated continuous current based on maximum allowable junction temperature Bond wire current limit is 50A. Note that current limitation arising from heating of the device leads may occur with some lead mounting arrangements.
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by  $T_{\text{Jmax}}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.136\text{ mH}$   $R_G = 25\Omega$ ,  $I_{\text{AS}} = 50\text{A}$ ,  $V_{\text{GS}} = 10\text{V}$ . Part not recommended for use above this value .
- ④  $I_{\text{SD}} \leq 50\text{A}$ ,  $\text{di}/\text{dt} \leq 1109\text{ A}/\mu\text{s}$ ,  $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 175^\circ\text{C}$ .

- ⑤ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ⑥  $C_{\text{oss}}$  eff. (TR) is a fixed capacitance that gives the same charging time as  $C_{\text{oss}}$  while  $V_{\text{DS}}$  is rising from 0 to 80%  $V_{\text{DSS}}$ .
- ⑦  $C_{\text{oss}}$  eff. (ER) is a fixed capacitance that gives the same energy as  $C_{\text{oss}}$  while  $V_{\text{DS}}$  is rising from 0 to 80%  $V_{\text{DSS}}$ .
- ⑧ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniquea refer to appocation note # AN- 994 techniques refer to application note #AN-994.
- ⑨  $R_{\theta}$  is measured at  $T_J$  approximately  $90^\circ\text{C}$ .




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage







Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current vs. Case Temperature



**Fig 10.** Drain-to-Source Breakdown Voltage



**Fig 11.** Typical Coss Stored Energy



**Fig 12.** Maximum Avalanche Energy vs. Drain Current




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case





Fig 14. Typical Avalanche Current vs. Pulsewidth



Notes on Repetitive Avalanche Curves , Figures 14, 15:  
(For further info, see AN-1005 at [www.irf.com](http://www.irf.com))

1. Avalanche failures assumption:  
Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as  $T_{jmax}$  is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
4.  $P_{D(ave)}$  = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6.  $I_{av}$  = Allowable avalanche current.
7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 14, 15).


$t_{av}$  = Average time in avalanche.  
 $D$  = Duty cycle in avalanche =  $t_{av} \cdot f$   
 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see Figures 13

$$P_{D(ave)} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$


$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$

$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$


Fig 15. Maximum Avalanche Energy vs. Temperature




**Fig. 16.** Threshold Voltage vs. Temperature




**Fig. 17 -** Typical Recovery Current vs.  $di_F/dt$




**Fig. 18 -** Typical Recovery Current vs.  $di_F/dt$




**Fig. 19 -** Typical Stored Charge vs.  $di_F/dt$



**Fig. 20 -** Typical Stored Charge vs.  $di_F/dt$




**Fig 21.** Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET® Power MOSFETs




**Fig 22a.** Unclamped Inductive Test Circuit


**Fig 22b.** Unclamped Inductive Waveforms




**Fig 23a.** Switching Time Test Circuit



**Fig 23b.** Switching Time Waveforms




**Fig 24a.** Gate Charge Test Circuit



**Fig 24b.** Gate Charge Waveform

## D-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)



### NOTES:

1. - DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
2. - DIMENSION ARE SHOWN IN INCHES [MILLIMETERS]
3. - LEAD DIMENSION UNCONTROLLED IN L5.
4. - DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
5. - SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
6. - DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .006 [0.15] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
7. - DIMENSION b1 & c1 APPLIED TO BASE METAL ONLY.
8. - DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
9. - OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

S Y M B O L	DIMENSIONS		N O T E S	
	MILLIMETERS			
	MIN.	MAX.		
A	2.18	2.39	.086 .094	
A1	—	0.13	— .005	
b	0.64	0.89	.025 .035	
b1	0.64	0.79	.025 .031	
b2	0.76	1.14	.030 .045	
b3	4.95	5.46	.195 .215	
c	0.46	0.61	.018 .024	
c1	0.41	0.56	.016 .022	
c2	0.46	0.89	.018 .035	
D	5.97	6.22	.235 .245	
D1	5.21	—	.205 —	
E	6.35	6.73	.250 .265	
E1	4.32	—	.170 —	
e	2.29	BSC	.090 BSC	
H	9.40	10.41	.370 .410	
L	1.40	1.78	.055 .070	
L1	2.74	BSC	.108 REF.	
L2	0.51	BSC	.020 BSC	
L3	0.89	1.27	.035 .050	
L4	—	1.02	— .040	
L5	1.14	1.52	.045 .060	
Ø	0°	10°	0° 10°	
Ø1	0°	15°	0° 15°	
Ø2	25°	35°	25° 35°	

### LEAD ASSIGNMENTS


#### HEXFET

1. - GATE
2. - DRAIN
3. - SOURCE
4. - DRAIN

#### IGBT & CoPAK

1. - GATE
2. - COLLECTOR
3. - Emitter
4. - COLLECTOR


## D-Pak (TO-252AA) Part Marking Information



Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>


## D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



### NOTES :

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS ( INCHES ).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



### NOTES :

1. OUTLINE CONFORMS TO EIA-481.

Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

**Qualification Information<sup>†</sup>**

<b>Qualification Level</b>	Automotive (per AEC-Q101) <sup>††</sup>	
	Comments: This part number(s) passed Automotive qualification. IR's Industrial and Consumer qualification level is granted by extension of the higher Automotive level.	
<b>Moisture Sensitivity Level</b>	D-PAK	MSL1
<b>ESD</b>	Machine Model	Class M4 (+/- 600V) <sup>†††</sup> AEC-Q101-002
	Human Body Model	Class H1C (+/- 2000V) <sup>†††</sup> AEC-Q101-001
	Charged Device Model	Class C5 (+/- 2000V) <sup>†††</sup> AEC-Q101-005
<b>RoHS Compliant</b>	Yes	

<sup>†</sup> Qualification standards can be found at International Rectifier's web site: <http://www.irf.com/>

<sup>††</sup> Exceptions (if any) to AEC-Q101 requirements are noted in the qualification report.

<sup>†††</sup> Highest passing voltage.

## IMPORTANT NOTICE

Unless specifically designated for the automotive market, International Rectifier Corporation and its subsidiaries (IR) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or services without notice. Part numbers designated with the "AU" prefix follow automotive industry and / or customer specific requirements with regards to product discontinuance and process change notification. All products are sold subject to IR's terms and conditions of sale supplied at the time of order acknowledgment.

IR warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with IR's standard warranty. Testing and other quality control techniques are used to the extent IR deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

IR assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using IR components. To minimize the risks with customer products and applications, customers should provide adequate design and operating safeguards.

Reproduction of IR information in IR data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alterations is an unfair and deceptive business practice. IR is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of IR products or serviced with statements different from or beyond the parameters stated by IR for that product or service voids all express and any implied warranties for the associated IR product or service and is an unfair and deceptive business practice. IR is not responsible or liable for any such statements.

IR products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of the IR product could create a situation where personal injury or death may occur. Should Buyer purchase or use IR products for any such unintended or unauthorized application, Buyer shall indemnify and hold International Rectifier and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that IR was negligent regarding the design or manufacture of the product.

IR products are neither designed nor intended for use in military/aerospace applications or environments unless the IR products are specifically designated by IR as military-grade or "enhanced plastic." Only products designated by IR as military-grade meet military specifications. Buyers acknowledge and agree that any such use of IR products which IR has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

IR products are neither designed nor intended for use in automotive applications or environments unless the specific IR products are designated by IR as compliant with ISO/TS 16949 requirements and bear a part number including the designation "AU". Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, IR will not be responsible for any failure to meet such requirements.

For technical support, please contact IR's Technical Assistance Center

<http://www.irf.com/technical-info/>

### WORLD HEADQUARTERS:

233 Kansas St., El Segundo, California 90245

Tel: (310) 252-7105

**Revision History**

Date	Comments
3/18/2014	<ul style="list-style-type: none"><li>• Added "Logic Level Gate Drive" bullet in the features section on page 1</li><li>• Updated data sheet with new IR corporate template</li></ul>
4/9/2014	<ul style="list-style-type: none"><li>• Updated package outline on page 8.</li><li>• Updated typo on the fig.19 and fig.20, unit of y-axis from "A" to "nC" on page 6.</li></ul>