

M16C/6N4 Group

Hardware Manual

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER
M16C FAMILY / M16C/60 SERIES

Before using this material, please visit our website to confirm that this is the most current document available.

Rev. 1.00

Revision date: May 30, 2003

Renesas Technology www.renesas.com

Keep safety first in your circuit designs!

Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials -

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.


The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

- Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 - Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
- Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

How to Use This Manual

This hardware manual provides detailed information on features in the M16C/6N4 Group microcomputer. Users are expected to have basic knowledge of electric circuits, logical circuits and microcomputer.

Each register diagram contains bit functions with the following symbols and descriptions.



*1

Blank:Set to "0" or "1" according to your intended use

0: Set to "0"

1: Set to "1"

X: Nothing is assigned

*2

RW: Read and write

RO: Read only WO: Write only

-: Nothing is assigned

*3

Terms to use here are explained as follows.

· Nothing is assigned

Nothing is assigned to the bit concerned. When write, set to "0" for new function in future plan.

• Reserved bit

Reserved bit. Set the specified value.

Avoid this setting

The operation at having selected is not guaranteed.

• Function varies depending on each operation mode

Bit function varies depending on peripheral function mode.

Refer to register diagrams in each mode.

M16C Family Documents

The following document is prepared with the M16C family.

Document	Contents
Short Sheet	Hardware overview
Data Sheet	Hardware overview and electrical characteristics
Hardware Manual	Hardware specifications (pin assignments, memory maps, specifications
	of peripheral functions, electrical characteristics, timing charts)
Software Manual	Detailed description about instructions and microcomputer performance
	by each instruction
Application Note	Application examples of peripheral functions
	Sample programs
	 Introductory description about basic functions in M16C family
	 Programming method with the assembly and C languages

Table of Contents

Quick Reference to Pages Classified by Address

Overview	
Applications	1
Performance Outline	2
Block Diagram	3
Product List	4
Pin Configuration	5
Pin Description	6
Memory	8
Central Processing Unit (CPU)	g
(1) Data Registers (R0, R1, R2, and R3)	9
(2) Address Registers (A0 and A1)	9
(3) Frame Base Register (FB)	10
(4) Interrupt Table Register (INTB)	10
(5) Program Counter (PC)	10
(6) User Stack Pointer (USP), Interrupt Stack Pointer (ISP)	10
(7) Static Base Register (SB)	10
(8) Flag Register (FLG)	10
SFR	11
Reset	27
Hardware Reset	27
Software Reset	27
Watchdog Timer Reset	27
Oscillation Stop Detection Reset	27
Processor Mode	30
(1) Types of Processor Mode	30
(2) Setting Processor Modes	30
Bus	36
Bus Mode	36
Bus Control	37
(1) Address Bus	37
(2) Data Bus	37
(3) Chip Select Signal	37
(4) Read and Write Signals	39
(5) ALE Signal	39
(6) The RDY Signal	40
(7) HOLD Signal	41
(8) BCLK Output	41
(9) External Bus Status When Internal Area Accessed	43
(10) Software Wait	43

Clock Generation Circuit	47
(1) Main Clock	55
(2) Sub Clock	56
(3) Ring Oscillator Clock	57
(4) PLL Clock	57
CPU Clock and Peripheral Function Clock	59
(1) CPU Clock and BCLK	59
(2) Peripheral Function Clock (f1, f2, f8, f32, f1sio, f2sio, f8sio, f32sio, fAD, fCAN0, fCAN1, fC32)	59
Clock Output Function	59
Power Control	60
(1) Normal Operation Mode	60
(2) Wait Mode	62
(3) Stop Mode	64
Oscillation Stop and Re-oscillation Detection Function	69
Protection	71
Interrupts	72
Type of Interrupts	72
Software Interrupts	73
Hardware Interrupts	74
Interrupts and Interrupt Vector	75
Interrupt Control	77
INT Interrupt	85
NMI Interrupt	87
Key Input Interrupt	87
CAN0/1 Wake-up Interrupt	87
Address Match Interrupt	88
Watchdog Timer	90
DMAC	92
1. Transfer Cycle	97
2. DMA Transfer Cycles	99
3. DMA Enable	100
4. DMA Request	100
5. Channel Priority and DMA Transfer Timing	101
Timers	102
Timer A	104
1. Timer Mode	
2. Event Counter Mode	
3. One-shot Timer Mode	114
4. Pulse Width Modulation (PWM) Mode	
Timer B	
1. Timer Mode	
2. Event Counter Mode	
3. Pulse Period and Pulse Width Measurement Mode	124
Three-phase Motor Control Timer Function	127

Serial I/O	138
UARTi (i = 0 to 2)	138
Clock Synchronous Serial I/O Mode	147
Clock Asynchronous Serial I/O (UART) Mode	154
Special Mode 1 (I ² C Mode)	161
Special Mode 2	170
Special Mode 3 (IE Mode)	175
Special Mode 4 (SIM Mode) (UART2)	177
SI/O3	182
A-D Converter	187
(1) One-shot Mode	
(2) Repeat Mode	
(3) Single Sweep Mode	
(4) Repeat Sweep Mode 0	
(5) Repeat Sweep Mode 1	
D-A Converter	
CRC Calculation	205
CAN Module	207
CAN Module-Related Registers	208
CANi Message Box (i = 0, 1)	209
Acceptance Mask Registers	211
CAN SFR Registers	212
Operational Modes	220
Configuration of the CAN Module System Clock	222
CAN Bus Timing Control	222
Acceptance Filtering Function and Masking Function	
Acceptance Filter Support Unit (ASU)	
Basic CAN Mode	
Return from Bus off Function	
Time Stamp Counter and Time Stamp Function	
Listen-Only Mode	
Reception and Transmission	
CAN Interrupts	231
Programmable I/O Ports	232
(1) Port Pi Direction Register (PDi Register, i = 0 to 10)	232
(2) Port Pi Register (Pi Register, i = 0 to 10)	232
(3) Pull-up Control Register j (PURj Register, j = 0 to 2)	232
(4) Port Control Register (PCR Register)	232
Electrical Characteristics	244
Flash Memory	262
•	
Flash Memory Performance	
Memory Map	
Boot Mode	
Functions to Prevent Flash Memory from Rewriting	
CPU Rewrite Mode	
Standard Serial I/O ModeParallel I/O Mode	
CAN I/O Mode	
Flectrical Characteristics	200 291

Package Dimension	292
Register Index	293

M16C/6N4 Group Usage Note Reference Book

For the most current Usage Notes Reference Book, please visit our website.

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.

Quick Reference to Pages Classified by Address

Address Register Symbol 000016 000116 000216 000316	Page
000216	1 0.90
000316	
1	
0004 ₁₆ Processor mode register 0 PM0	31
0005 ₁₆ Processor mode register 1 PM1	32
0006 ₁₆ System clock control register 0 CM0	49
0007 ₁₆ System clock control register 1 CM1	50
0008 ₁₆ Chip select control register CSR	37
0009 ₁₆ Address match interrupt enable register AIER	89
000A ₁₆ Protect register PRCR	71
000B ₁₆	
000C ₁₆ Oscillation stop detection register CM2	51
000D ₁₆	
000E ₁₆ Watchdog timer start register WDTS	91
000F ₁₆ Watchdog timer control register WDC	91
001016	
0011 ₁₆ Address match interrupt register 0 RMAD0	89
001216	
001316	
001416	
0015 ₁₆ Address match interrupt register 1 RMAD1	89
001616	
001716	
001816	
001916	
001A ₁₆	
001B ₁₆ Chip select expansion control register CSE	43
001C ₁₆ PLL control register 0 PLC0	54
001D ₁₆	
001E ₁₆ Processor mode register 2 PM2	53
001F ₁₆	
002016	
0021 ₁₆ DMA0 source pointer SAR0	96
002216	
002316	
002416	
0025 ₁₆ DMA0 destination pointer DAR0	96
002616	
0027 ₁₆	
0028 ₁₆ DMA0 transfer counter TCR0	96
002916	
002A ₁₆	
002B ₁₆	
002C ₁₆ DMA0 control register DM0CON	95
002D ₁₆	
002E ₁₆	
002F ₁₆	
003016	
LOOST LOMA1 course pointer LOAD4	96
0031 ₁₆ DMA1 source pointer SAR1	
003216	
003216 003316	[
003216 003316 003416	0.6
003216 003316 003416 003516 DMA1 destination pointer DAR1	96
003216 003316 003416 003516 003516 003616 DMA1 destination pointer DAR1	96
003216 003316 003416 003516 003616 003716 DMA1 destination pointer DAR1	96
003216 003316 003416 003516 003616 003716 003716 003816 0	96
003216 003316 003416 003516 003616 003716 003816 003916 DMA1 transfer counter TCR1	
003216 003316 003416 003516 003616 003716 003816 003916 003A16 DMA1 transfer counter TCR1	
003216 003316 003416 003516 003616 003716 003816 003916 003A16 003B16 003B16	96
003216 003316 003416 003516 003616 003716 003816 003916 003A16 003A16 003B16 003B16 003B16 003B16 003B16 003B16 003C16 DMA1 control register DM1CON	
003216 003316 003416 003416 003516 0MA1 destination pointer 003616 0MA1 destination pointer 003716 003816 003916 0MA1 transfer counter TCR1 003A16 003B16 003C16 DMA1 control register DM1CON	96
003216 003316 003416 003516 003616 003716 003816 003916 003A16 003B16 003B16 003B16 003B16 003B16 003B16 003B16 003B16 003C16 DMA1 control register DM1CON	96

Address	Register	Symbol	Page
004016	- 3		
004116	CAN0/1 wake up interrupt control register	C01WKIC	77
004216	CANO successful reception interrupt control register	C0RECIC	77
004316	CANO successful transmission interrupt control register	C0TRMIC	77
004416	INT3 interrupt control register	INT3IC	78
004516	Timer B5 interrupt control register	TB5IC	77
004616	Timer B4 interrupt control register	TB4IC	77
004016	UART1 bus collision detection interrupt control register	U1BCNIC	77
004716	Timer B3 interrupt control register	TB3IC	77
004716	UART0 bus collision detection interrupt control register	U0BCNIC	77
004816	CAN1 successful reception interrupt control register	C1RECIC	78
004016	INT5 interrupt control register	INT5IC	78
	CAN1 successful transmission interrupt control register	C1TRMIC	78
004916	SI/O3 interrupt control register	S3IC	78
	INT4 interrupt control register	INT4IC	78
004A ₁₆	UART2 bus collision detection interrupt control register	U2BCNIC	77
004B ₁₆	DMA0 interrupt control register	DM0IC	77
004C ₁₆		DM1IC	77
004D ₁₆	CAN0/1 error interrupt control register	C01ERRIC	77
0045	A-D conversion interrupt control register	ADIC	77
004E ₁₆	Key input interrupt control register	KUPIC	77
004F ₁₆		S2TIC	77
005016	UART2 receive interrupt control register	S2RIC	77
005116	UART0 transmit interrupt control register	S0TIC	77
005216	UART0 receive interrupt control register	S0RIC	77
005316	UART1 transmit interrupt control register	S1TIC	77
005416	UART1 receive interrupt control register	S1RIC	77
005516	Timer A0 interrupt control register	TA0IC	77
005616	Timer A1 interrupt control register	TA1IC	77
005716	Timer A2 interrupt control register	TA2IC	77
005816	Timer A3 interrupt control register	TA3IC	77
005916	Timer A4 interrupt control register	TA4IC	77
005A ₁₆	Timer B0 interrupt control register	TB0IC	77
005B ₁₆	Timer B1 interrupt control register	TB1IC	77
005C ₁₆	Timer B2 interrupt control register	TB2IC	77
005D ₁₆	INT0 interrupt control register	INT0IC	78
005E ₁₆	INT1 interrupt control register	INT1IC	78
005F ₁₆	INT2 interrupt control register	INT2IC	78
006016			
0061 ₁₆			
006316	CAN0 message box 0: Identifier / DLC		
006416			
006516			
006616			
006716			
006816			
006916	CAN0 message box 0: Data field		
006A ₁₆	<u> </u>		
006C ₁₆			
006D ₁₆			
006E ₁₆	CANIO manage base of T		
006F ₁₆	CAN0 message box 0: Time stamp		209
007016			210
007116			
007216	CAN0 message box 1: Identifier / DLC		
007316			
0074 ₁₆ 0075 ₁₆			
007516			
007716			
007816			
007916	CAN0 message box 1: data Field		
007A ₁₆	Onivo message bux 1. uala Fielu		
007B ₁₆			
007C ₁₆			
007D ₁₆			
007E ₁₆	CAN0 message box 1: Time stamp		
00/11/10			

Address	Register	Symbol	Page
008016	riogistor	Cymbol	1 ago
008116			
008216			
008316	CAN0 message box 2: Identifier / DLC		
008416			
008516			
008516			
008016			
008716			
008916			
	CAN0 message box 2: Data field		
008A ₁₆	-		
008B ₁₆			
008D ₁₆			
008E ₁₆	CAN0 message box 2: Time stamp		
008F ₁₆			
009016			
009116			
009216	CAN0 message box 3: Identifier / DLC		
009316			
009416			
009516			
009616			
009716			
009816			
009916	CAN0 message box 3: Data field		
009A ₁₆	OANO message box 3. Data nelu		
009B ₁₆			
009C ₁₆			
009D ₁₆			
009E ₁₆	CANO magaza bay 2: Tima atama		
009F ₁₆	CAN0 message box 3: Time stamp		209
00A0 ₁₆			210
00A1 ₁₆			
00A2 ₁₆	CANO massage have to Identified / DLC		
00A3 ₁₆	CAN0 message box 4: Identifier / DLC		
00A4 ₁₆			
00A5 ₁₆			
00A6 ₁₆			
00A7 ₁₆			
00A8 ₁₆			
00A9 ₁₆			
00AA ₁₆	CAN0 message box 4: Data field		
00AB ₁₆			
00AC ₁₆			
00AD ₁₆			
00AE ₁₆			
00AE16	CAN0 message box 4: Time stamp		
00B0 ₁₆			
00B016			
00B116			
00B216	CAN0 message box 5: Identifier / DLC		
00B316			
00B416			
00B316			
00B7 ₁₆			
00B8 ₁₆			
00B9 ₁₆	CAN0 message box 5: Data field		
00BA ₁₆	<u> </u>		
00BB ₁₆			
00BC ₁₆			
00BD ₁₆			
00BE ₁₆	CAN0 message box 5: Time stamp		
00BF ₁₆			

Address	Register	Symbol	Page
00C0 ₁₆	Ğ	,	Ü
00C1 ₁₆			
00C2 ₁₆	CAN0 message box 6: Identifier / DLC		
00C3 ₁₆	OANO Message box 6. Identifier / DE6		
00C4 ₁₆			
00C5 ₁₆			
00C6 ₁₆			
00C7 ₁₆			
00C8 ₁₆			
00C9 ₁₆	CAN0 message box 6: Data field		
00CA ₁₆	or into mossage son or paid noid		
00CB ₁₆			
00CC ₁₆			
00CD ₁₆			
00CE ₁₆	CAN0 message box 6: Time stamp		
00CF ₁₆	-		
00D0 ₁₆			
00D1 ₁₆			
00D2 ₁₆	CAN0 message box 7: Identifier / DLC		
00D3 ₁₆			
00D4 ₁₆			
-			
00D6 ₁₆			
00D716			
00D016			
00DA ₁₆	CAN0 message box 7: Data field		
00DB ₁₆			
00DC ₁₆			
00DD ₁₆			
00DE ₁₆	CANO magaza bay 7: Time stamp		
00DF ₁₆	CAN0 message box 7: Time stamp		209
00E0 ₁₆			210
00E1 ₁₆			
00E2 ₁₆	CAN0 message box 8: Identifier / DLC		
00E3 ₁₆	OANO Message box o. Identilier / DEO		
00E4 ₁₆			
00E5 ₁₆			
00E6 ₁₆			
00E7 ₁₆			
00E8 ₁₆			
00E9 ₁₆	CAN0 message box 8: Data field		
00EA ₁₆	-		
00EB ₁₆			
00EC ₁₆			
00EE ₁₆	CAN0 message box 8: Time stamp		
00E1 16			
00F1 ₁₆			
00F2 ₁₆	0.00		
00F3 ₁₆	CAN0 message box 9: Identifier / DLC		
00F4 ₁₆			
00F5 ₁₆			
00F6 ₁₆			
00F7 ₁₆			
00F8 ₁₆			
00F9 ₁₆	CANO massage hav 0. Data field		
00FA ₁₆	CAN0 message box 9: Data field		
00FB ₁₆			
00FC ₁₆			
00FD ₁₆			
00FE ₁₆	CAN0 message box 9: Time stamp		
00FF ₁₆	The most ago box of thino stamp		

Address	Register	Symbol	Page
010016	- 9	, , ,	97
010116			
010216	CAN0 message box 10: Identifier / DLC		
010316	Ŭ		
0104 ₁₆ 0105 ₁₆			
010516			
010016			
010816			
010916	CANO massage box 10: Data field		
010A ₁₆	CAN0 message box 10: Data field		
010B ₁₆			
010C ₁₆			
010D ₁₆			
010E ₁₆	CAN0 message box 10: Time stamp		
011016			
011116			
011216	CAN0 message box 11: Identifier / DLC		
011316	CANO message box 11. identilier / DLC		
011416			
011516			
0116 ₁₆			
011716			
011916			
011A ₁₆	CAN0 message box 11: Data field		
011B ₁₆			
011C ₁₆			
011D ₁₆			
011E ₁₆	CAN0 message box 11: Time stamp		000
011F ₁₆	, , , , , , , , , , , , , , , , , , ,		209 210
012016			210
012216			
012316	CAN0 message box 12: Identifier / DLC		
012416			
012516			
012616			
012716			
0128 ₁₆ 0129 ₁₆			
012A ₁₆	CAN0 message box 12: Data field		
012B ₁₆			
012C ₁₆			
012D ₁₆			
012E ₁₆	CAN0 message box 12: Time stamp		
012F ₁₆			
0130 ₁₆			
013116			
013216	CAN0 message box 13: Identifier / DLC		
013416			
013516			
013616			
013716			
013816			
0139 ₁₆	CAN0 message box 13: Data field		
013A ₁₆	·		
013C ₁₆			
013D ₁₆			
013E ₁₆			
013F ₁₆	CAN0 message box 13: Time stamp		
T			

Address	Register	Symbol	Page
014016	-		
014116			
014216	CAN0 message box 14: Identifier /DLC		
014316	CANO Message box 14. Identilier /DEO		
014416			
014516			
014616			
014716			
014816			
014916	CAN0 message box 14: Data field		
014A ₁₆	CANO message box 14. Data neid		
014B ₁₆			
014C ₁₆			
014D ₁₆			
014E ₁₆	CAN0 message box 14: Time stamp		
014F ₁₆	CANO message box 14. Time stamp		209
015016			210
015116			
015216	CAN0 message box 15: Identifier /DLC		
015316	5 to mossage box 15. lucillilei /DEO		
015416			
015516			
015616			
015716			
015816			
015916	CAN0 message box 15: Data field		
015A ₁₆	OANO Message box 15. Data field		
015B ₁₆			
015C ₁₆			
015D ₁₆			
015E ₁₆	CAN0 message box 15: Time stamp		
015F ₁₆	Orate message box to. Time stamp		
016016			
016116			
016216	CAN0 global mask register	COGMR	211
016316	or into global maon regioter	Cocivii	211
016416			
016516			
016616			
016716			
016816	CAN0 local mask A register	COLMAR	211
016916		JULIVIAIT	-''
016A ₁₆			
016B ₁₆			
016C ₁₆			
016D ₁₆			
016E ₁₆	CAN0 local mask B register	COLMBR	211
016F ₁₆			'''
017016			
017116			
017216			<u> </u>
017316			
017416			
017516			
017616			
017716			<u> </u>
017816		-	
017916			
017A ₁₆			
017B ₁₆			<u> </u>
017C ₁₆			
017D ₁₆			
017E ₁₆			\vdash
017F ₁₆			

Address Register Symbol Pa 018016 018116 018216 018316 018416 018516 018616 018716 018816 019816 019016 019016 019016 019016 019016 019016 019016 019016 019016 019016 019016 019016 019016 019016 019016 019016 019016 019016 019016	age
018216 018316 018416 018516 018616 018716 018816 018816 018816 018816 018816 018816 018816 018816 018816 019816 019816 019916 019916 019916 019916 019916 019916 019916 019916 019916 019916 019916 019916 019916 019916 019916	
018316 018416 018516 018616 018716 018816 018816 018816 018816 018816 018816 018816 018816 018816 018816 019816 019016 019016 019016 019116 019316 019416 019516 019616 019916 019916 019916 019916 019916 019916 019916 019916	
018416 018516 018616 018716 018816 018816 018816 018816 018816 018816 018816 018816 018816 018816 018816 019816 019916 019016 019116 01916 01916 01916 019716 019916 019916 019916 019916 019916 019916 019916 019916 019916	
018516 018616 018716 018816 018916 018A16 018B16 018C16 018E16 018E16 018F16 019016 019116 019216 019316 019416 019516 019716 019716 019816 019916 019B16 019C16 019D16	
018616 018716 018816 018916 018A16 018B16 018B16 018C16 018B16 018E16 018E16 019016 01916 01916 019216 019316 019416 019516 019716 019716 019916 019916 019916 019916 019916 019916 019916 019916 019916 019916	
018716 018816 018916 018A16 018B16 018C16 018E16 018F16 01916 019116 019216 019316 019416 019516 019616 019716 019816 019916 019816 019B16 019C16 019D16	
018816 018916 018A16 018B16 018C16 018D16 018E16 018F16 019016 019116 019216 019316 019416 019516 019716 019716 019816 019916 01946 01946 01956 01967 019716 019716 019716 019716 019716 019716 019716 019716 019716 019716 019716 019716 019716 019716 019716 019716	
018916 018A16 018B16 018C16 018D16 018F16 01916 019116 019216 019316 019416 019516 019616 019716 019716 019816 019916 019816 019B16 019B16 019C16 019D16	
018A16 018B16 018C16 018D16 018E16 018F16 019016 019116 019216 019316 019416 019516 019616 019716 019816 019916 019916 019B16 019B16 019D16	
018B16 018C16 018D16 018E16 018F16 019016 019116 019216 019316 019416 019516 019616 019716 019816 019916 019A16 019B16 019B16 019C16 019D16	
018C16 018D16 018E16 018F16 019016 019116 019216 019316 019416 019516 019616 019716 019816 019916 019A16 019B16 019B16 019C16 019D16	
018D16 018E16 018F16 019016 019116 019216 019316 019416 019516 019616 019716 019816 019916 019A16 019B16 019B16 019C16 019D16	
018E16 018F16 019016 019116 019216 019316 019416 019516 019616 019716 019816 019916 019916 019916 019916 019916 019916 019916 019916 019916 019916	
018F16 019016 019116 019216 019316 019416 019516 019616 019716 019816 019916 019A16 019B16 019B16 019C16 019D16	
019016 019116 019216 019316 019416 019516 019616 019716 019816 019916 019B16 019B16 019C16 019D16	
019116 019216 019316 019416 019516 019616 019716 019816 019916 019916 019B16 019B16 019B16 019B16 019B16	
019216 019316 019416 019516 019616 019716 019816 019916 019916 019B16 019B16 019B16 019D16	
019316 019416 019516 019616 019716 019816 019916 019A16 019B16 019C16 019D16	
0194 ₁₆ 0195 ₁₆ 0196 ₁₆ 0197 ₁₆ 0198 ₁₆ 0199 ₁₆ 019A ₁₆ 019B ₁₆ 019B ₁₆ 019C ₁₆ 019D ₁₆	
019516 019616 019716 019816 019916 019A16 019B16 019B16 019C16 019D16	
019616 019716 019816 019916 019A16 019B16 019C16 019D16	
0197 ₁₆ 0198 ₁₆ 0199 ₁₆ 019A ₁₆ 019B ₁₆ 019C ₁₆ 019D ₁₆	
019816 019916 019A16 019B16 019C16 019D16	
0199 ₁₆ 019A ₁₆ 019B ₁₆ 019C ₁₆ 019D ₁₆	
019A ₁₆ 019B ₁₆ 019C ₁₆ 019D ₁₆	
019B ₁₆ 019C ₁₆ 019D ₁₆	
019C ₁₆ 019D ₁₆	
019D ₁₆	
1019116	
019F ₁₆	
01A016	
01A116	_
01A216	_
01A316	
01A416	_
01A5 ₁₆	
01A616	_
01A7 ₁₆	
01A816	
01A916	
01AA ₁₆	
01AB ₁₆	
01AC ₁₆	
01AD ₁₆	
01AE ₁₆	
01AF ₁₆	
01B0 ₁₆	
01B1 ₁₆	
01B2 ₁₆	
01B3 ₁₆	
01B4 ₁₆	
,	69
01B616	
	69
01B816	
	9
01BA ₁₆	
	9
01BC ₁₆	_
	9
01BE ₁₆	-
01BF ₁₆	_

Address	Register	Symbol	Page
01C0 ₁₆	Timer B3,4,5 count start flag	TBSR	121
01C1 ₁₆	Timer Bo,4,5 count start mag	TDOIT	121
01C2 ₁₆	Timer A1-1 register	TA11	132
01C3 ₁₆			
01C4 ₁₆	Timer A2-1 register	TA21	132
01C5 ₁₆	Tilliel A2-1 register	1721	102
01C6 ₁₆	Time or A.1.1 respictor	TA 44	100
01C7 ₁₆	Timer A4-1 register	TA41	132
01C8 ₁₆	Three-phase PWM control register 0	INVC0	129
01C9 ₁₆	Three-phase PWM control register 1	INVC1	130
01CA ₁₆	Three-phase output buffer register 0	IDB0	131
01CB ₁₆		IDB1	131
	Dead time timer		
01CC ₁₆		DTT	131
01CD ₁₆	Timer B2 interrupt occurrence frequency set counter	ICTB2	133
01CE ₁₆			
01CF ₁₆			
01D0 ₁₆	Timor P2 register	TDO	100
01D1 ₁₆	Timer B3 register	TB3	120
01D2 ₁₆	Time on DA we said t		
01D3 ₁₆	Timer B4 register	TB4	120
01D4 ₁₆			
01D4 ₁₆	Timer B5 register	TB5	120
01D6 ₁₆			
01D7 ₁₆			
01D8 ₁₆			
01D9 ₁₆			
01DA ₁₆			
01DB ₁₆	Timer B3 mode register	TB3MR	120
01DC ₁₆	Timer B4 mode register	TB4MR	122
01DD ₁₆		TB5MR	122 123 125
01DE ₁₆		IFSR0	86
01DF ₁₆	Interrupt cause select register 1	IFSR1	86
01E0 ₁₆	SI/O3 transmit/receive register	S3TRR	183
01E1 ₁₆	3/03 transmitteceive register	SSINN	100
	CI/OO control nomintor	000	
01E2 ₁₆	SI/O3 control register	S3C	183
01E3 ₁₆	SI/O3 bit rate generator	S3BRG	183
01E4 ₁₆			
01E5 ₁₆			
01E6 ₁₆			
01E7 ₁₆			
01E8 ₁₆			
01E9 ₁₆			
01EA ₁₆			
01EB ₁₆			
	UART0 special mode register 4	U0SMR4	146
	UART0 special mode register 3	U0SMR3	145
	UART0 special mode register 2		
	UART0 special mode register	U0SMR2	145
		U0SMR	144
01F0 ₁₆	UART1 special mode register 4	U1SMR4	146
01F1 ₁₆	UART1 special mode register 3	U1SMR3	145
01F2 ₁₆	, o	U1SMR2	145
01F3 ₁₆	UART1 special mode register	U1SMR	144
01F4 ₁₆	UART2 special mode register 4	U2SMR4	146
01F5 ₁₆	UART2 special mode register 3	U2SMR3	145
01F6 ₁₆	UART2 special mode register 2	U2SMR2	145
01F7 ₁₆	UART2 special mode register	U2SMR	144
01F8 ₁₆	UART2 transmit/receive mode register	U2MR	142
01F9 ₁₆	UART2 bit rate generator	U2BRG	141
01FA ₁₆			1
01FB ₁₆	UART2 transmit buffer register	U2TB	141
	UART2 transmit/receive mode register 0	11200	140
01FC ₁₆		U2C0	142
01FD ₁₆	UART2 transmit/receive mode register 1	U2C1	143
01FE ₁₆	UART2 receive buffer register	U2RB	141
01FF ₁₆			

Address	Register	Symbol	Page
020016	CAN0 message control register 0	COMCTLO	. ago
020116	CAN0 message control register 1	C0MCTL1	
020216	CAN0 message control register 2	C0MCTL2	
020316	CAN0 message control register 3	C0MCTL3	
020416	CAN0 message control register 4	C0MCTL4	
020516	CAN0 message control register 5	C0MCTL5	
020616	CAN0 message control register 6	COMCTL6	
020716	CAN0 message control register 7	C0MCTL7	
020816	CAN0 message control register 8	C0MCTL8	212
020916	CAN0 message control register 9	COMCTL9	
020A ₁₆	CAN0 message control register 10	C0MCTL10	
020B ₁₆	CAN0 message control register 11	C0MCTL11	
020C ₁₆	CAN0 message control register 12	C0MCTL12	
020D ₁₆	CAN0 message control register 13	C0MCTL13	
020E ₁₆	CAN0 message control register 14	C0MCTL14	
020F ₁₆	CAN0 message control register 15	COMCTL15	
021016			
021016	CAN0 control register	C0CTLR	213
021216	CAN0 status register	COSTR	214
0213 ₁₆			
021416	CAN0 slot status register	COSSTR	215
021616	CAN0 interrupt control register	COICR	216
021716	, -9		
0218 ₁₆	CAN0 extended register	COIDR	216
0219 ₁₆			
021A ₁₆	CAN0 configuration register	C0CONR	217
021C ₁₆	CAN0 receive error count register	CARECR	218
021D ₁₆	CANO receive error count register	CORECR COTECR	218
021D16	CANO transmit error count register	COTECH	218
021E16	CAN0 time stamp register	C0TSR	219
022016	CAN1 message control register 0	C1MCTL0	
022116	CAN1 message control register 1	C1MCTL1	
	or in the infocuage control regional r		
U22218	CAN1 message control register 2		
022216	CAN1 message control register 2	C1MCTL2	
022316	CAN1 message control register 3	C1MCTL2 C1MCTL3	
0223 ₁₆ 0224 ₁₆	CAN1 message control register 3 CAN1 message control register 4	C1MCTL2 C1MCTL3 C1MCTL4	
0223 ₁₆ 0224 ₁₆ 0225 ₁₆	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5	
0223 ₁₆ 0224 ₁₆ 0225 ₁₆ 0226 ₁₆	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6	
0223 ₁₆ 0224 ₁₆ 0225 ₁₆ 0226 ₁₆ 0227 ₁₆	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7	212
0223 ₁₆ 0224 ₁₆ 0225 ₁₆ 0226 ₁₆ 0227 ₁₆ 0228 ₁₆	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7 CAN1 message control register 8	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7 C1MCTL7	212
022316 022416 022516 022616 022716 022816 022916	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7 CAN1 message control register 8 CAN1 message control register 9	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7 C1MCTL8 C1MCTL9	212
022316 022416 022516 022616 022716 022816 022916 022A16	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7 CAN1 message control register 8 CAN1 message control register 9 CAN1 message control register 10	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7 C1MCTL8 C1MCTL9 C1MCTL10	212
022316 022416 022516 022616 022716 022816 022916 022A16 022B16	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7 CAN1 message control register 8 CAN1 message control register 9 CAN1 message control register 10 CAN1 message control register 11	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7 C1MCTL8 C1MCTL9 C1MCTL10 C1MCTL11	212
022316 022416 022516 022616 022716 022816 022916 022A16 022B16	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7 CAN1 message control register 8 CAN1 message control register 9 CAN1 message control register 10 CAN1 message control register 11 CAN1 message control register 11	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7 C1MCTL8 C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12	212
022316 022416 022516 022616 022716 022816 022916 022A16 022B16 022C16	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7 CAN1 message control register 8 CAN1 message control register 9 CAN1 message control register 10 CAN1 message control register 11 CAN1 message control register 11 CAN1 message control register 12 CAN1 message control register 13	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7 C1MCTL8 C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL12	212
022316 022416 022518 022618 022718 022816 022916 022A16 022B16 022C16 022D16	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7 CAN1 message control register 8 CAN1 message control register 9 CAN1 message control register 10 CAN1 message control register 11 CAN1 message control register 11 CAN1 message control register 12 CAN1 message control register 13 CAN1 message control register 14	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7 C1MCTL8 C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL12 C1MCTL13 C1MCTL14	212
022316 022416 022516 022516 022716 022816 022916 022816 022816 022016 022016 022016	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7 CAN1 message control register 8 CAN1 message control register 9 CAN1 message control register 10 CAN1 message control register 11 CAN1 message control register 11 CAN1 message control register 12 CAN1 message control register 13	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7 C1MCTL8 C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL12	212
022316 022416 022516 022516 022716 022816 022916 022816 022016 022016 022016 022016	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7 CAN1 message control register 8 CAN1 message control register 9 CAN1 message control register 10 CAN1 message control register 11 CAN1 message control register 11 CAN1 message control register 12 CAN1 message control register 13 CAN1 message control register 14	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7 C1MCTL8 C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL12 C1MCTL13 C1MCTL14	212
022316 022416 022516 022516 022716 022816 022916 022816 022816 022016 022016 022016	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7 CAN1 message control register 8 CAN1 message control register 9 CAN1 message control register 10 CAN1 message control register 11 CAN1 message control register 12 CAN1 message control register 12 CAN1 message control register 13 CAN1 message control register 14 CAN1 message control register 15 CAN1 control register	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7 C1MCTL8 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13 C1MCTL14 C1MCTL15 C1MCTL15	213
022316 022416 022516 022516 022716 022816 022916 022816 022D16 022D16 022E16 022E16 023016 023116	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7 CAN1 message control register 8 CAN1 message control register 9 CAN1 message control register 10 CAN1 message control register 11 CAN1 message control register 12 CAN1 message control register 13 CAN1 message control register 14 CAN1 message control register 15	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7 C1MCTL8 C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13 C1MCTL14 C1MCTL15	
022316 022416 022516 022516 022616 022716 022816 022916 022816 022016 022016 022016 022016 023116 023216 023316 023316	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7 CAN1 message control register 8 CAN1 message control register 9 CAN1 message control register 10 CAN1 message control register 11 CAN1 message control register 12 CAN1 message control register 12 CAN1 message control register 13 CAN1 message control register 14 CAN1 message control register 15 CAN1 control register	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7 C1MCTL8 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13 C1MCTL14 C1MCTL15 C1MCTL15	213
022316 022416 022516 022516 022616 022716 022816 022916 022816 022D16 022D16 022E16 02316 02316 023316 023316	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7 CAN1 message control register 8 CAN1 message control register 9 CAN1 message control register 10 CAN1 message control register 11 CAN1 message control register 11 CAN1 message control register 12 CAN1 message control register 13 CAN1 message control register 14 CAN1 message control register 15 CAN1 control register CAN1 status register CAN1 status register	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7 C1MCTL8 C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13 C1MCTL14 C1MCTL15 C1CTLR C1STR	213 214
022316 022416 022516 022516 022616 022716 022816 022916 022816 022016 022016 022016 022016 023116 023216 023316 023316	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7 CAN1 message control register 8 CAN1 message control register 9 CAN1 message control register 10 CAN1 message control register 11 CAN1 message control register 12 CAN1 message control register 12 CAN1 message control register 13 CAN1 message control register 14 CAN1 message control register 15 CAN1 control register CAN1 status register	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7 C1MCTL8 C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13 C1MCTL14 C1MCTL15 C1CTLR C1STR	213 214
022316 022416 022516 022516 022616 022716 022816 022916 022B16 022D16 022E16 022D16 02316 023316 023316 023316 023316 023316 023316	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7 CAN1 message control register 8 CAN1 message control register 9 CAN1 message control register 10 CAN1 message control register 11 CAN1 message control register 11 CAN1 message control register 12 CAN1 message control register 13 CAN1 message control register 14 CAN1 message control register 15 CAN1 control register CAN1 status register CAN1 status register CAN1 slot status register CAN1 interrupt control register	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7 C1MCTL8 C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13 C1MCTL15 C1CTLR C1STR C1STR C1ICR	213 214 215 216
022316 022416 022516 022516 022616 022716 022816 022916 022816 022816 022816 022816 022816 022816 02316 023316 023316 023316 023316 023316 023316 023316	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7 CAN1 message control register 8 CAN1 message control register 9 CAN1 message control register 10 CAN1 message control register 11 CAN1 message control register 11 CAN1 message control register 12 CAN1 message control register 13 CAN1 message control register 14 CAN1 message control register 15 CAN1 control register CAN1 status register CAN1 status register	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7 C1MCTL8 C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13 C1MCTL14 C1MCTL15 C1CTLR C1STR	213 214 215
022316 022416 022516 022516 022616 022716 022816 022916 022816 022816 022816 022816 022816 022816 02316 023316 023316 023316 023316 023316 023316 023316 023316 023316	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7 CAN1 message control register 8 CAN1 message control register 9 CAN1 message control register 10 CAN1 message control register 11 CAN1 message control register 11 CAN1 message control register 12 CAN1 message control register 13 CAN1 message control register 14 CAN1 message control register 15 CAN1 control register CAN1 status register CAN1 status register CAN1 slot status register CAN1 interrupt control register	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7 C1MCTL8 C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13 C1MCTL15 C1CTLR C1STR C1STR C1ICR	213 214 215 216
022316 022416 022516 022516 022616 022716 022816 022916 022816 022816 022816 022816 022816 022816 02316 023316 023316 023316 023316 023316 023316 023316 023316 023316	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7 CAN1 message control register 8 CAN1 message control register 9 CAN1 message control register 10 CAN1 message control register 11 CAN1 message control register 12 CAN1 message control register 12 CAN1 message control register 13 CAN1 message control register 14 CAN1 message control register 15 CAN1 control register CAN1 status register CAN1 status register CAN1 slot status register CAN1 extended register CAN1 extended register CAN1 configuration register	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7 C1MCTL8 C1MCTL10 C1MCTL11 C1MCTL11 C1MCTL12 C1MCTL13 C1MCTL14 C1MCTL15 C1CTLR C1STR C1STR C1ICR C1IDR C1CONR	213 214 215 216 216 217
022316 022416 022516 022516 022616 022716 022816 022916 022816 022816 022816 022816 022816 022816 02316 023316 023316 023316 023316 023316 023316 023316 023316 023316 023316 023316 023316 023316	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7 CAN1 message control register 8 CAN1 message control register 8 CAN1 message control register 9 CAN1 message control register 10 CAN1 message control register 11 CAN1 message control register 12 CAN1 message control register 13 CAN1 message control register 13 CAN1 message control register 14 CAN1 message control register 15 CAN1 control register CAN1 status register CAN1 status register CAN1 slot status register CAN1 interrupt control register CAN1 extended register	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7 C1MCTL8 C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13 C1MCTL15 C1CTLR C1STR C1STR C1ICR C1IDR C1CONR C1RECR	213 214 215 216 216 217 218
022316 022416 022516 022516 022616 022716 022816 022916 022816 022816 022816 022816 022816 022816 02316 023316 023316 023316 023316 023316 023316 023316 023316 023316 023316 023316 023316 023316 023316 023316	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7 CAN1 message control register 7 CAN1 message control register 8 CAN1 message control register 9 CAN1 message control register 10 CAN1 message control register 11 CAN1 message control register 12 CAN1 message control register 12 CAN1 message control register 13 CAN1 message control register 14 CAN1 message control register 15 CAN1 control register CAN1 status register CAN1 status register CAN1 slot status register CAN1 interrupt control register CAN1 extended register CAN1 configuration register CAN1 receive error count register CAN1 transmit error count register	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7 C1MCTL8 C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13 C1MCTL14 C1MCTL15 C1CTLR C1STR C1STR C1ICR C1IDR C1CONR C1RECR C1TECR	213 214 215 216 216 217 218 218
022316 022416 022516 022516 022616 022716 022816 022916 022816 022816 022816 022816 022816 022816 02316 023316 023316 023316 023316 023316 023316 023316 023316 023316 023316 023316 023316 023316	CAN1 message control register 3 CAN1 message control register 4 CAN1 message control register 5 CAN1 message control register 6 CAN1 message control register 7 CAN1 message control register 8 CAN1 message control register 9 CAN1 message control register 10 CAN1 message control register 11 CAN1 message control register 12 CAN1 message control register 12 CAN1 message control register 13 CAN1 message control register 14 CAN1 message control register 15 CAN1 control register CAN1 status register CAN1 status register CAN1 slot status register CAN1 extended register CAN1 configuration register CAN1 configuration register CAN1 receive error count register	C1MCTL2 C1MCTL3 C1MCTL4 C1MCTL5 C1MCTL6 C1MCTL7 C1MCTL8 C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13 C1MCTL15 C1CTLR C1STR C1STR C1ICR C1IDR C1CONR C1RECR	213 214 215 216 216 217 218

Address	Register	Symbol	Page
024016	Ğ		Ŭ
024116			
024216	OANIO	00450	0.1.0
024316	CAN0 acceptance filter support register	COAFS	219
024416	0.444	0.450	
024516	CAN1 acceptance filter support register	C1AFS	219
024616			
024716			
024816			
024916			
024A ₁₆			
024A16			
024D16			
024C16			
024E ₁₆			
024F ₁₆			
025016			
025116			
025216			
025316			
025416			
025516			
025616			
025716			
025816			
025916			
025A ₁₆			
025B ₁₆			
025C ₁₆			
025D ₁₆			
025E ₁₆	Peripheral function clock select register	PCLKR	52
025F ₁₆	CAN0/1 clock select register	CCLKR	52
026016	07 ii 107 1 0.0011 00.001 10g.oto.	OOLKIT	32
026116			
026216			
026216	CAN1 message box 0: Identifier / DLC		
026416			
026516			
026616			
026716			
026816			
026916	CAN1 message box 0: Data field		
026A ₁₆			
026B ₁₆			
026C ₁₆			
026D ₁₆			
026E ₁₆	CAN1 message box 0:Time stamp		
026F ₁₆	Oraci message box or mine stamp		209
027016			210
027116			
027216	CAN1 message box 1: Identifier / DLC		
027316	CANT Hessage box 1. Identilier / DLC		
027416			
027516			
027616			
027716			
027716			
027916	CAN1 message box 1: Data field		
027A ₁₆			
027B ₁₆			
027C ₁₆			
027D ₁₆			
027E ₁₆	CAN1 message box 1:Time stamp		
027F ₁₆			

Address	Register	Symbol	Page
028016	Ü	,	J
028116			
028216	CANIA managana hay 0, Idantifias / DI C		
028316	CAN1 message box 2: Identifier / DLC		
028416			
028516			
028616			
028716			
028816			
028916	CANIA		
028A ₁₆	CAN1 message box 2: Data field		
028B ₁₆			
028C ₁₆			
028D ₁₆			
028E ₁₆	OANIA		
028F ₁₆	CAN1 message box 2: Time stamp		
029016			
029116			
029216	OANIA		
029316	CAN1 message box 3: Identifier / DLC		
029416			
029516			
029616			
029716			
029816			
029916	OANIA		
029A ₁₆	CAN1 message box 3: Data field		
029B ₁₆			
029C ₁₆			
029D ₁₆			
029E ₁₆	CANIA L C. T'		
029F ₁₆	CAN1 message box 3: Time stamp		209
02A0 ₁₆			210
02A1 ₁₆			
02A2 ₁₆	OANIA		
02A3 ₁₆	CAN1 message box 4: Identifier / DLC		
02A4 ₁₆			
02A5 ₁₆			
02A6 ₁₆			
02A7 ₁₆			
02A8 ₁₆			
02A9 ₁₆	OANIA		
02AA ₁₆	CAN1 message box 4: Data field		
02AB ₁₆			
02AC ₁₆			
02AD ₁₆			
02AE ₁₆	CANII magaza hay 4: Tima atazar		
02AF ₁₆	CAN1 message box 4: Time stamp		
02B0 ₁₆			
02B1 ₁₆			
02B2 ₁₆	CANII massaga bay 5: Idantifiar / DLC		
02B3 ₁₆	CAN1 message box 5: Identifier / DLC		
02B4 ₁₆			
02B5 ₁₆			
02B6 ₁₆			
02B7 ₁₆			
02B8 ₁₆			
02B9 ₁₆	CANII magaga hay Et Data field		
02BA ₁₆	CAN1 message box 5: Data field		
02BB ₁₆			
02BC ₁₆			
02BD ₁₆			
02BE ₁₆	CAN1 message box 5: Time stamp		
02BF ₁₆	OANT HESSAYE DOX 3. TIME Stamp		

Address	Register	Symbol	Page
	negistei	Syllibol	raye
02C0 ₁₆			
02C2 ₁₆	CAN1 message box 6: Identifier / DLC		
02C3 ₁₆	3		
02C4 ₁₆			
02C5 ₁₆			
02C6 ₁₆			
02C7 ₁₆			
02C8 ₁₆			
02C9 ₁₆	0.000		
02CA ₁₆	CAN1 message box 6: Data field		
02CB ₁₆			
02CC ₁₆			
02CD ₁₆			
02CE ₁₆			
	CAN1 message box 6: Time stamp		
02CF ₁₆			
02D0 ₁₆			
02D1 ₁₆			
02D2 ₁₆	CAN1 message box 7: Identifier / DLC		
02D3 ₁₆	5.1.1. moodago box 7. identino / DEO		
02D4 ₁₆			
02D5 ₁₆			
02D6 ₁₆			
02D7 ₁₆			
02D8 ₁₆			
02D9 ₁₆			
02DA ₁₆	CAN1 message box 7: Data field		
02DA16			
02DC ₁₆			
02DD ₁₆			
02DE ₁₆	CAN1 message box 7: Time stamp		
02DF ₁₆	orari meesage sex ri ime etamp		209
02E0 ₁₆			210
02E1 ₁₆			
02E2 ₁₆	CANII magaga bay 0, Identifier / DI C		
02E3 ₁₆	CAN1 message box 8: Identifier / DLC		
02E4 ₁₆			
02E5 ₁₆			
02E6 ₁₆			
02E7 ₁₆			
02E8 ₁₆			
02E9 ₁₆			
	CAN1 message box 8: Data field		
02EA ₁₆			
02EB ₁₆			
02EC ₁₆			
02ED ₁₆			
02EE ₁₆	CAN1 message box 8: Time stamp		
02EF ₁₆			
02F0 ₁₆			
02F1 ₁₆			
02F2 ₁₆	CANII mossaga bay 0. Idantifica / DI C		
02F3 ₁₆	CAN1 message box 9: Identifier / DLC		
02F4 ₁₆			
02F5 ₁₆			
02F6 ₁₆			
02F7 ₁₆			
02F8 ₁₆			
02F9 ₁₆	CAN1 message box 9: Data field		
	-		
02FB ₁₆			
02FC ₁₆			
02FD ₁₆			
02FE ₁₆	CAN1 message box 9: Time stamp		
02FF ₁₆	Onivi message bux 3. Time Stamp		

Address	Register	Symbol	Page
030016	. rogioto.	- 5j50.	. age
030116			
030216	CAN1 message box 10: Identifier / DLC		
030316	OAINT ITIESSAGE DOX TO: Identifier / DEO		
030416			
030516			
030616			
030716			
030816			
0309 ₁₆	CAN1 message box 10: Data field		
030A16			
030C ₁₆			
030D ₁₆			
030E ₁₆	OANIA		
030F ₁₆	CAN1 message box 10: Time stamp		
031016			
031116			
031216	CAN1 message box 11: Identifier / DLC		
031316	O T. Message Dox 11. Identifier / DLO		
031416			
031516			
031616			
0317 ₁₆			
031916			
031A ₁₆	CAN1 message box 11: Data field		
031B ₁₆			
031C ₁₆			
031D ₁₆			
031E ₁₆	CANIA managama hay 111. Time atoms		
031F ₁₆	CAN1 message box 11: Time stamp		209
032016			210
032116			
032216	CAN1 message box 12: Identifier / DLC		
032316	or are moddago box 12. Idonamor / B20		
032416			
032516			
032616			
032716			
032916			
032A ₁₆	CAN1 message box 12: Data field		
032B ₁₆			
032C ₁₆			
032D ₁₆			
032E ₁₆	CAN1 message box 12: Time stamp		
032F ₁₆	OANT Message box 12. Time stamp		
033016			
033116			
033216	CAN1 message box 13: Identifier / DLC		
033316	_		
033416			
033616			
033716			
033816			
033916	OANIA		
033A ₁₆	CAN1 message box 13: Data field		
033B ₁₆			
033C ₁₆			
033D ₁₆			
033E ₁₆	CAN1 message box 13: Time stamp		
033F ₁₆	The state of the s		

Address	Register	Symbol	Page
034016	riogicioi	Cymbol	. ago
034116			
034216			
034316	CAN1 message box 14: Identifier / DLC		
034416			
034516			
034616			
034716			
034816			
034916			
034A ₁₆	CAN1 message box 14: Data field		
034B ₁₆			
034C ₁₆			
034D ₁₆			
034E ₁₆			
034F ₁₆	CAN1 message box 14: Time stamp		209
035016			210
035116			
035216			
035316	CAN1 message box 15: Identifier / DLC		
035416			
035516			
035616			
035716			
035816			
035916			
035A ₁₆	CAN1 message box 15: Data field		
035B ₁₆			
035C ₁₆			
035D ₁₆			
035E ₁₆	0404		
035F ₁₆	CAN1 message box 15: Time stamp		
036016			
036116			
036216	CANIA mishal manak wa mistaw	COCME	011
036316	CAN1 global mask register	C0GMR	211
036416			
036516			
036616			
036716			
036816	CANIT lead made A verticate	COLMAD	011
036916	CAN1 local mask A register	C0LMAR	211
036A ₁₆			
036B ₁₆			
036C ₁₆			
036D ₁₆			
036E ₁₆	CAN1 local mask B register	C0LMBR	211
0301 16	OAN I IOCAI IIIASK D TEGISLET	OULIVIDA	Z11
037016			
037116			
037216			
037316			
037416			
037516			
037616			
037716			
037816			
037916			
037A ₁₆			
037B ₁₆			
037C ₁₆			
037D ₁₆			
037E ₁₆			
037F ₁₆			

A -1-1	Danista.	0	D
Address		Symbol	Page
038016	Count start flag	TABSR	106,121,134
038116	Clock prescaler reset flag	CPSRF	107,121
038216	One-shot start flag	ONSF	107
038316	Trigger select register	TRGSR	107,134
038416	Up-down flag UDF 10		
038516			
038616	Timer A0 register	TA0	105
038716		170	
038816	Timer A1 register	TA1	105
038916	Timer AT Tegister	IAI	132
038A ₁₆	Timer A2 register	T40	105
038B ₁₆	Timer Az register	TA2	132
038C ₁₆	Timer AO register	T	405
038D ₁₆	Timer A3 register	TA3	105
038E ₁₆	Time and A register		105
038F ₁₆	Timer A4 register	TA4	132
039016	Ti Do wanistan		
039116	Timer B0 register	TB0	120
039216			
039316	Timer B1 register	TB1	120
039416			120
039516	Timer B2 register	TB2	132
039516	Timer A0 made register	TAOME	
039616	Timer A1 mode register	TA0MR	105
	Timer A1 mode register	TA1MR	108 135
039816	Timer A2 mode register	TA2MR	110 112,135
039916	Timer A3 mode register	TA3MR	115 112
039A ₁₆	Timer A4 mode register	TA4MR	117 112,135
039B ₁₆	Timer B0 mode register	TB0MR	120,122
039C ₁₆	Timer B1 mode register	TB1MR	123,125
039D ₁₆	Timer B2 mode register	TB2MR	135
039E ₁₆	Timer B2 special mode register	TB2SC	133
039F ₁₆			
03A0 ₁₆	UART0 transmit/receive mode register	U0MR	142
03A1 ₁₆	UART0 bit rate generator	U0BRG	141
03A2 ₁₆	UART0 transmit buffer register	U0TB	4.44
03A3 ₁₆	OAITTO transmit buller register	0016	141
03A4 ₁₆	UART0 transmit/receive control register 0	U0C0	142
03A5 ₁₆	UART0 transmit/receive control register 1	U0C1	143
03A6 ₁₆	LIADTO reacive buffer register	LIODD	4.44
03A7 ₁₆	UART0 receive buffer register	U0RB	141
03A8 ₁₆	UART1 transmit/receive mode register	U1MR	142
03A9 ₁₆	UART1 bit rate generator	U1BRG	141
03AA ₁₆			
03AB ₁₆	UART1 transmit buffer register	U1TB	141
03AC ₁₆	UART1 transmit/receive control register 0	U1C0	142
	UART1 transmit/receive control register 1	U1C1	143
03AE ₁₆			
03AF ₁₆	UART1 receive buffer register	U1RB	141
03B0 ₁₆	UART transmit/receive control register 2	UCON	144
03B1 ₁₆	S Tr dianomizrosorvo sondioi register 2	55014	177
03B116			
03B216			
03B4 ₁₆			
03B416			
			
03B6 ₁₆			
03B7 ₁₆	DMA0 request source and a track would	DMOO	0.4
03B8 ₁₆	DMA0 request cause select register	DM0SL	94
03B9 ₁₆	DMAA	DMAG	
03BA ₁₆	DMA1 request cause select register	DM1SL	95
03BB ₁₆			
03BC ₁₆	CRC data register	CRCD	205
03BD ₁₆			200
03BE ₁₆	CRC input register	CRCIN	205
03BF ₁₆			
0301 16			

Address	Register	Symbol	Page
03C0 ₁₆			
03C1 ₁₆	A-D register 0	AD0	
03C2 ₁₆	A.D. no minton 4	454	
03C3 ₁₆	A-D register 1	AD1	
03C4 ₁₆		4.00	
03C5 ₁₆	A-D register 2	AD2	
03C6 ₁₆		4.00	
03C7 ₁₆	A-D register 3	AD3	
03C8 ₁₆		1	190
03C9 ₁₆	A-D register 4	AD4	
03CA ₁₆			
03CB ₁₆	A-D register 5	AD5	
03CC ₁₆			
03CD ₁₆		AD6	
03CE ₁₆			
03CF ₁₆	A-D register 7	AD7	
03D0 ₁₆			
03D016			
03D116		+	
03D216 03D316		+ -	
	A-D control register 2	ADCON2	190
03D4 ₁₆		ADCONZ	190
		ADCONO	189,192,194
		ADCON1	
03D7 ₁₆	A-D control register 1	ADCON1	196,198,200
	D-A register 0	DA0	204
03D9 ₁₆	D. A va viata v 1	544	
	D-A register 1	DA1	204
03DB ₁₆			
	D-A control register	DACON	204
03DD ₁₆			
03DE ₁₆			
03DF ₁₆			
03E0 ₁₆	Port P0 register	P0	239
03E1 ₁₆	Port P1 register	P1	239
	Port P0 direction register	PD0	238
03E3 ₁₆	Port P1 direction register	PD1	238
	Port P2 register	P2	239
	Port P3 register	P3	239
03E6 ₁₆	Port P2 direction register	PD2	238
03E7 ₁₆	Port P3 direction register	PD3	238
	Port P4 register	P4	239
03E9 ₁₆	Port P5 register	P5	239
03EA ₁₆	Port P4 direction register	PD4	238
03EB ₁₆	Port P5 direction register	PD5	238
03EC ₁₆	Port P6 register	P6	239
	Port P7 register	P7	239
03EE ₁₆	Port P6 direction register	PD6	238
	Port P7 direction register	PD7	238
		PD7 P8	238 239
03F0 ₁₆	Port P7 direction register Port P8 register Port P9 register	_	
03F0 ₁₆	Port P7 direction register Port P8 register Port P9 register Port P8 direction register	P8	239
03F0 ₁₆	Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P9 direction register	P8 P9	239 239
03F0 ₁₆ 03F1 ₁₆ 03F2 ₁₆	Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P9 direction register	P8 P9 PD8	239 239 238
03F0 ₁₆ 03F1 ₁₆ 03F2 ₁₆ 03F3 ₁₆	Port P7 direction register Port P8 register Port P9 register Port P8 direction register	P8 P9 PD8 PD9	239 239 238 238
03F0 ₁₆ 03F1 ₁₆ 03F2 ₁₆ 03F3 ₁₆ 03F4 ₁₆	Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P9 direction register	P8 P9 PD8 PD9	239 239 238 238 239
03F0 ₁₆ 03F1 ₁₆ 03F2 ₁₆ 03F3 ₁₆ 03F4 ₁₆ 03F5 ₁₆ 03F6 ₁₆	Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P9 direction register Port P10 register	P8 P9 PD8 PD9 P10	239 239 238 238
03F016 03F116 03F216 03F316 03F416 03F516 03F618 03F716	Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P9 direction register Port P10 register	P8 P9 PD8 PD9 P10	239 239 238 238 239
03F016 03F116 03F216 03F316 03F416 03F516 03F616 03F716 03F816	Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P9 direction register Port P10 register	P8 P9 PD8 PD9 P10	239 239 238 238 239
03F016 03F116 03F216 03F316 03F416 03F516 03F616 03F716 03F816	Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P9 direction register Port P10 register	P8 P9 PD8 PD9 P10	239 239 238 238 239
03F016 03F116 03F216 03F316 03F416 03F516 03F616 03F716 03F816 03F916	Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P9 direction register Port P10 register Port P10 direction register	P8 P9 PD8 PD9 P10	239 239 238 238 239
03F016 03F116 03F216 03F316 03F416 03F516 03F616 03F716 03F816 03F916 03FA16	Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P9 direction register Port P10 register Port P10 direction register	P8 P9 PD8 PD9 P10 PD10	239 239 238 238 239 238
03F016 03F116 03F216 03F316 03F416 03F516 03F616 03F716 03F816 03F916 03FA16 03FB16	Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P9 direction register Port P10 register Port P10 direction register Port P10 direction register	P8 P9 PD8 PD9 P10 PD10	239 239 238 238 239 238
03F016 03F116 03F216 03F316 03F416 03F516 03F616 03F716 03F816 03F816 03F816 03FS16 03FS16	Port P7 direction register Port P8 register Port P9 register Port P9 direction register Port P10 register Port P10 register Port P10 direction register Port P10 direction register Port P10 direction register	P8 P9 PD8 PD9 P10 PD10 PUR0 PUR1	239 239 238 238 239 238 240 240
03F016 03F116 03F216 03F316 03F416 03F516 03F616 03F716 03F816 03F816 03F816 03FS16 03FS16	Port P7 direction register Port P8 register Port P9 register Port P9 direction register Port P10 register Port P10 register Port P10 direction register Port P10 direction register Port P10 direction register Pull-up control register 0 Pull-up control register 1 Pull-up control register 2	P8 P9 PD8 PD9 P10 PD10	239 239 238 238 239 238

Overview

The M16C/6N4 group of single-chip microcomputers are built using the high-performance silicon gate CMOS process using an M16C/60 Series CPU core and are packaged in a 100-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed. Being equipped with two CAN (Controller Area Network) modules in M16C/6N4 group, the microcomputer is suited to drive automotive and industrial control systems. The CAN modules comply with the 2.0B specification. In addition, this microcomputer contains a multiplier and DMAC which combined with fast instruction processing capability, makes it suitable for control of various OA, communication, and industrial equipment which requires high-speed arithmetic/logic operations.

Applications

Automotive, industrial control systems and other autmobile, other



Performance Outline

Table 1.1.1 lists a performance outline of M16C/6N4 group.

Table 1.1.1 Performance outline of M16C/6N4 Group

Table 1.1.1 Pe		nance outline of M16C/6I	•	
		Item	Performance	
Number of basi	c instr	uctions	91 instructions	
Shortest instruction execution time		xecution time	50.0 ns (f(BCLK)=20MHz, 1/1 prescaler, without software wait)	
Memory	ROM (Re		(Refer to the product list)	
capacity	RAM		(Refer to the product list)	
I/O port	P0 to	P10 (except P85)	8 bits × 10, 7 bits × 1	
Input port	P8 ₅		1 bit × 1 (NMI pin level judgment)	
Multifunction	TA0, ⁻	ΓΑ1, ΤΑ2, ΤΑ3, ΤΑ4	Output: 16 bits X 5 channels	
timer	TB0, ⁻	ΓΒ1, TB2, TB3, TB4, TB5	Input: 16 bits × 6 channels	
Serial I/O	UART	0, UART1, UART2	3 channels: UART, clock synchronous, I ² C-bus (Note 1) (option)	
			or IEBus (Note 2) (option)	
	SI/O3		1 channel: Clock synchronous	
A-D converter			10 bits X (8 X 3 + 2) channels	
D-A converter			8 bits X 2 channels	
DMAC			2 channels (trigger: 24 sources)	
CRC calculation	n circu	it	1 circuit: CRC-CCITT	
CAN Module			2 channels with 2.0B specification	
Watchdog time	r		15 bits X 1 (with prescaler)	
Interrupt			31 internal and 9 external sources,	
			4 software sources, 7 levels	
Clock generation	n circ	uit	4 circuits	
			· Main clock \ These circuit contain a built-in feedback resistor;	
			· Sub clock] and external ceramic/quartz oscillator	
			· Ring oscillator	
			· PLL frequency synthesizer	
			Main clock oscillation stop and re-oscillation detection function	
Power supply v	oltage		4.2 to 5.5V (f(BCLK) = 20MHz, 1/1 prescaler, without software wait)	
Flash memory		Program/erase voltage	5.0 ± 0.5 V	
		Number of program/erase	100 times	
Power consump	otion		Mask ROM version: 18 mA	
			(Vcc=5V, (f(BCLK)=20MHz, 1/1 prescaler, without software wait)	
			Flash memory version: 20 mA	
			(Vcc=5V, (f(BCLK)=20MHz, 1/1 prescaler, without software wait)	
I/O characterist	ics	I/O withstand voltage	5.0 V	
		Output current	5 mA	
Operating ambi	ient tei		-40 to 85°C (T version)	
			-40 to 125°C (V version) (option)	
Memory expans	sion		Available (to 1 Mbyte)	
Device configur			CMOS high performance silicon gate	
Package			100-pin plastic mold QFP	
			Nelijka Dhilina Floatranica N.V	

Note 1: I²C-bus is a registered trademark of Koninklijke Philips Electronics N.V.

Note 2: IEBus is a registered trademark of NEC Electronics Corporation.

option: If you desire this option, please so specify.

Block Diagram

Figure 1.1.1 shows a block diagram of M16C/6N4 group.




Figure 1.1.1 Block Diagram

Product List

Table 1.1.2 lists the M16C/6N4 group products and Figure 1.1.2 shows the type numbers, memory sizes and packages.

Table 1.1.2 Product List

As of May 2003

Type No.		ROM capacity	RAM capacity	Package type	Remarks
M306N4MCT-XXXFP	**	128 Kbytes	5 Kbytes	100P6S-A	Mask ROM version
M306N4MCV-XXXFP	*				
M306N4FCTFP	**				Flash memory version
M306N4FCVFP	*				
M306N4MGT-XXXFP	*	256 Kbytes	10 Kbytes		Mask ROM version
M306N4MGV-XXXFP	*				
M306N4FGTFP	**				Flash memory version
M306N4FGVFP	*				

^{*:} Under planning

^{**:} Under development




Figure 1.1.2 Type No., Memory Size, and Package

Pin Configuration

Figures 1.1.3 shows the pin configuration (top view).




Figure 1.1.3 Pin Configuration (Top View)

Pin Description

Tables 1.1.3 and 1.1.4 list the pin descriptions.

Table 1.1.3 Pin Description (1)

Pin name	Signal name	I/O type	Function
VCC1, VCC2 VSS	Power supply input		Apply 4.2 V to 5.5 V to the VCC1 and VCC2 pins and 0 V to the VSS pin. The VCC apply condition is that VCC2 = VCC1.
CNVss	CNVss	Input	This pin switches between processor modes. Connect this pin to the Vss pin when after a reset you want to start operation in single-chip mode (memory expansion mode) or the Vcc1 pin when starting operation in microprocessor mode.
RESET	Reset input	Input	"L" on this input resets the microcomputer.
XIN	Clock input	Input	These pins are provided for the main clock generating circuit input/output.
Xout	Clock output	Output	Connect a ceramic resonator or crystal between the XIN and the XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
BYTE	External data bus width select input	Input	This pin selects the width of an external data bus. A 16-bit width is selected when this input is "L"; an 8-bit width is selected when this input is "H". This input must be fixed to either "H" or "L". Connect this pin to the Vss pin when operating in single-chip mode.
AVcc	Analog power supply input		This pin is a power supply input for the A-D converter. Connect this pin to Vcc1.
AVss	Analog power supply input		This pin is a power supply input for the A-D converter. Connect this pin to Vss.
VREF	Reference voltage input	Input	This pin is a reference voltage input for the A-D converter and D-A converter.
P00 to P07	I/O port P0	Input/output	This is an 8-bit CMOS I/O port. This port has an input/output select direction register, allowing each pin in that port to be directed for input or output individually. If any port is set for input, selection can be made for it in a program whether or not to have a pull-up resistor in 4-bit unit. This selection is unavailable in memory expansion and microprocessor modes. This port can function as input pins for the A-D converter when so selected in a program.
Do to D7		Input/output	When set as a separate bus, these pins input and output data (Do to D7)
P10 to P17	I/O port P1	Input/output	This is an 8-bit I/O port equivalent to P0. P1 $_5$ to P1 $_7$ also function as $\overline{\text{INT}}$ interrupt input pins as selected by a program.
D8 to D15		Input/output	When set as a separate bus, these pins input and output data (D8 to D15).
P20 to P27	I/O port P2	Input/output	This is an 8-bit I/O port equivalent to P0. This port can function as input pins for the A-D converter when so selected in a program.
A0 to A7		Output	These pins output 8 low-order address bits (Ao to A7).
A0/D0 to A7/D7		Input/output	If the external bus is set as an 8-bit width multiplexed bus, these pins input and output data (Do to D7) and output 8 low-order address bits (Ao to A7) separated in time by multiplexing.
A0, A1/D0 to A7/D6		Output Input/output	If the external bus is set as a 16-bit width multiplexed bus, these pins input and output data (Do to D6) and output address (A1 to A7) separated in time by multiplexing. They also output address (Ao).
P30 to P37	I/O port P3	Input/output	This is an 8-bit I/O port equivalent to P0.
A8 to A15		Output	These pins output 8 middle-order address bits (A ₈ to A ₁₅).
A8/D7, A9 to A15		Input/output Output	If the external bus is set as a 16-bit width multiplexed bus, these pins input and output data (D7) and output address (A8) separated in time by multiplexing. They also output address (A9 to A15).
P40 to P47	I/O port P4	Input/output	This is an 8-bit I/O port equivalent to P0.
A16 to A19, CS0 to CS3		Output Output	These pins output A ₁₆ to A ₁₉ and $\overline{CS_0}$ to $\overline{CS_3}$ signals. A ₁₆ to A ₁₉ are 4 high-order address bits. $\overline{CS_0}$ to $\overline{CS_3}$ are chip select signals used to specify an access space.

Table 1.1.4 Pin Description (2)

Pin name	Signal name	I/O type	Function
P50 to P57	I/O port P5	Input/output	This is an 8-bit I/O port equivalent to P0. In single-chip mode, P57 in this port outputs a divide-by-8 or divide-by-32 clock of XIN or a clock of the same frequency as XCIN as selected by program.
WRL / WR, WRH / BHE, RD, BCLK, HLDA, HOLD, ALE, RDY		Output Output Output Output Output Input Output Input	Output WRL/WR, WRH/BHE, RD, BCLK, HLDA, and ALE signals. WRL/WR and WRH/BHE are switchable in a program. Note that WRL and WRH are always used as a pair, so as WR and BHE. ■WRL, WRH, and RD selected If the external data bus is a 16-bit width, data are written to even addresses when the WRL signal is low, and written to odd addresses when the WRH signal is low. Data are read out when the RD signal is low. ■WR, BHE, and RD selected Data are written when the WR signal is low, or read out when the RD signal is low. Use this mode when the external data bus is an 8-bit width. The microcomputer goes to a hold state when input to the HOLD pin is held low. While in the hold state, HLDA outputs a low level. ALE is used to latch the address. While the input level of the RDY pin is low, the bus of the microcomputer goes to a wait state.
P60 to P67	I/O port P6	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as UART0 and UART1 I/O pins as selected by program.
P70 to P77	I/O port P7	Input/output	This is an 8-bit I/O port equivalent to P0 (P71 is an N channel open-drain output). This port can function as input/output pins for timers A0 to A3 when so selected in a program. Furthermore, P70 to P73, P71, P72 to P75 and P76, P77 can also function as input/output pins for UART2, an input pin for timer B5, output pins for the three-phase motor control timer, and input/output pin for the CAN1, respectively.
P80 to P84, P86, P87	I/O port P8	Input/output Input/output Input/output	P80 to P84, P86 and P87 are I/O ports with the same functions as P0. When so selected in a program, P80, P81, and P82 to P84 can function as input/output pins for timer A4 or output pins for the three-phase motor control timer and INT interrupt input pins, respectively. P86 and P87, when so selected in a program, both can function as input/output pins for the sub clock oscillator circuit. In that case, connect a crystal resonator between P86 (XCOUT pin) and P87 (XCIN pin).
P85	Input port P85	Input	P85 is an input-only port shared with NMI. An NMI interrupt request is generated when input on this pin changes state from high to low. The NMI function cannot be disabled in a program. A pull-up cannot be set for this pin.
P90 to P97	I/O port P9	Input/output	This is an 8-bit I/O port equivalent to P0 (P91 is an N channel open-drain output). Pins in this port also function as input/output pins for SI/O3, input pins for times B0 to B4, output pins for D-A converter, and input pins for A-D converter or input/output pins for CAN0, or input pins for A-D trigger as selected by program.
P100 to P107	I/O port P10	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as input pins for A-D converter as selected by program. Furthermore, P104 to P107 also function as input pins for the key input interrupt function.

M16C/6N4 Group Memory

Memory

Figure 1.2.1 shows a memory map of the M16C/6N4 group. The address space extends the 1 Mbyte from address 0000016 to FFFFF16.

The internal ROM is allocated in a lower address direction beginning with address FFFFF₁₆. For example, a 128-Kbyte internal ROM is allocated to the addresses from E0000₁₆ to FFFFF₁₆.

The fixed interrupt vector table is allocated to the addresses from FFFDC₁₆ to FFFFF₁₆. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 00400₁₆. For example, a 5-Kbyte internal RAM is allocated to the addresses from 00400₁₆ to 017FF₁₆. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated. The SFR is allocated to the addresses from 00000₁₆ to 003FF₁₆. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be used by users.

The special page vector table is allocated to the addresses from FFE00₁₆ to FFFDB₁₆. This vector is used by the JMPS or JSRS instruction. For details, refer to the "M16C/60 and M16C/20 Series Software Manual". In memory expansion and microprocessor modes, some areas are reserved for future use and cannot be used by users.




Figure 1.2.1 Memory Map

M16C/6N4 Group CPU

Central Processing Unit (CPU)

Figure 1.3.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.




Figure 1.3.1 CPU Registers

(1) Data Registers (R0, R1, R2, and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

(2) Address Registers (A0 and A1)

The A0 register consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and arithmetic/logic operations. A1 is the same as A0.

In some instructions, A1 and A0 can be combined for use as a 32-bit address register (A1A0).

M16C/6N4 Group CPU

(3) Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

(4) Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

(5) Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

(6) User Stack Pointer (USP), Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits. Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

(7) Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

(8) Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

Debug Flag (D Flag)

This flag is used exclusively for debugging purpose. During normal use, it must be set to "0".

Zero Flag (Z Flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, it is "0".

Sign Flag (S Flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, it is "0".

· Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

Overflow Flag (O Flag)

This flag is set to "1" when the operation resulted in an overflow; otherwise, it is "0".

• Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is "0", and are enabled when the I flag is "1". The I flag is set to "0" when the interrupt request is accepted.

Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1".

The U flag is set to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt request is enabled.

Reserved Area

When white to this bit, write "0". When read, its content is indeterminate.



SFR

Figures 1.4.1 to 1.4.16 show the location of peripheral function control registers and the value after reset.

Address	Register	Symbol	After reset
000016		-,	
000116			
000216			
000316			
000416	Processor mode register 0 (Note 1)	PM0	000000002 (CNVss pin is "L")
			000000112 (CNVss pin is "H")
000516	Processor mode register 1	PM1	0XXX1000 ₂
000616	System clock control register 0	CM0	010010002
000716	System clock control register 1	CM1	00100000 ₂
000816	Chip select control register Address match interrupt enable register	CSR AIER	00000012 XXXXXX002
000916		PRCR	XXXXXX002 XX0000002
000A ₁₆	Protect register	PRCR	XX0000002
000B16 000C16	Oscillation stop detection register (Note 2)	CM2	0X00X0002
000C16	Oscillation stop detection register (Note 2)	OIVIZ	070070002
000D16 000E16	Watchdog timer start register	WDTS	XX ₁₆
000E16	Watchdog timer control register	WDC	00XXXXXX2
001016	Training time control regions.		0016
001116	Address match interrupt register 0	RMAD0	0016
001216			X016
001216			1.5.5
001416			0016
001516	Address match interrupt register 1	RMAD1	0016
001616	1		X0 ₁₆
001716			
001816			
001916			
001A ₁₆			
001B ₁₆	Chip select expansion control register	CSE	0016
001C ₁₆	PLL control register 0	PLC0	0001X010 ₂
001D ₁₆	D	Disto	100/
001E ₁₆	Processor mode register 2	PM2	XXX000002
001F ₁₆			107
002016	DMAG source pointer	CADO	XX ₁₆
002116	DMA0 source pointer	SAR0	XX ₁₆ XX ₁₆
002216			XX16
002316			XX ₁₆
002416	DMA0 destination pointer	DAR0	XX ₁₆
002516	Divisio destination pointer	DATE	XX ₁₆
002616			77/10
002716	DMAQ.L	T004	XX ₁₆
002016	DMA0 transfer counter	TCR0	XX16
002A ₁₆			70.00
002R ₁₆			
002C ₁₆	DMA0 control register	DM0CON	00000X002
002D ₁₆			
002E ₁₆			
002F ₁₆			
003016			XX ₁₆
003116	DMA1 source pointer	SAR1	XX ₁₆
003216			XX ₁₆
003316			
003416	B		XX16
003516	DMA1 destination pointer	DAR1	XX ₁₆
003616			XX ₁₆
003716			VV
003816	DMA1 transfer counter	TCR1	XX ₁₆
003916			XX ₁₆
003A ₁₆ 003B ₁₆			
ULIKHIE	DMA1 control register	DM1CON	00000X00 ₂
	LINNA L'ODDITOLIONICION	DM1CON	I UUUUUXUU2
003C ₁₆	DIVIAT CONTION register	5	0000071002
	DIVINI CONTROL TEGISTER	3	00000000

X: Undefined

Figure 1.4.1 Location of Peripheral Function Control Registers and Value at After Reset (1)

Note 1: The PM00 and PM01 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset.

Note 2: The CM20, CM21, and CM27 bits do not change at oscillation stop detection reset.

Note 3: The blank areas are reserved and cannot be accessed by users.

Address	Register	Symbol	After reset
004016	CANO/1 wake up interrupt control register	C01W///C	VVVVnnn
004116	CANO successful recention interrupt control register	C01WKIC	XXXXX000 ₂ XXXXX000 ₂
004216	CANO successful reception interrupt control register	COTRMIC	
004316	CANO successful transmission interrupt control register	COTRMIC INT3IC	XXXXX000 ₂ XX00X000 ₂
004416	INT3 interrupt control register Timer B5 interrupt control register		
004516	Timer B5 Interrupt control register Timer B4 interrupt control register	TB5IC TB4IC	XXXXX0002
004616			XXXXX0002
	UART1 bus collision detection interrupt control register Timer B3 interrupt control register	U1BCNIC TB3IC	
004716			XXXXX0002
	UART0 bus collision detection interrupt control register CAN1 successful reception interrupt control register	U0BCNIC C1RECIC	
004816	INT5 interrupt control register	INT5IC	XX00X0002
	CAN1 successful transmission interrupt control register	C1TRMIC	
00.40	SI/O3 interrupt control register	S3IC	VV00V000
004916	INT4 interrupt control register	INT4IC	XX00X000 ₂
0044	UART2 bus collision detection interrupt control register	U2BCNIC	XXXXX0002
004A ₁₆	DMA0 interrupt control register	DM0IC	XXXXX0002 XXXXX0002
004B ₁₆	DMA1 interrupt control register	DM1IC	XXXXX0002 XXXXX0002
004C ₁₆ 004D ₁₆	CANO/1 error interrupt control register	C01ERRIC	XXXXX0002 XXXXX0002
UU4D16	A-D conversion interrupt control register	ADIC	XXXXX0002
004E ₁₆	Key input interrupt control register	KUPIC	XXXXX0002
004F ₁₆	UART2 transmit interrupt control register	S2TIC	XXXXX0002
	UART2 transmit interrupt control register UART2 receive interrupt control register	S2RIC	XXXXX0002 XXXXXX0002
005016	UART0 transmit interrupt control register	SOTIC	XXXXX0002 XXXXX0002
005116	UART0 transmit interrupt control register UART0 receive interrupt control register	SORIC	XXXXX0002 XXXXXX0002
005216	UART1 transmit interrupt control register	S1TIC	
005316	UART1 transmit interrupt control register UART1 receive interrupt control register	S1RIC	XXXXX000 ₂ XXXXX000 ₂
005416	1 0	TAOIC	
005516	Timer A0 interrupt control register Timer A1 interrupt control register	TATIC	XXXXX000 ₂ XXXXX000 ₂
005616	Timer A2 interrupt control register Timer A2 interrupt control register	TA2IC	XXXXX0002 XXXXX0002
005716			
005816	Timer A3 interrupt control register	TA3IC TA4IC	XXXXX0002
005916	Timer A4 interrupt control register		XXXXX0002
005A ₁₆	Timer B0 interrupt control register	TB0IC TB1IC	XXXXX0002
005B ₁₆	Timer B1 interrupt control register	TB2IC	XXXXX000 ₂ XXXXX000 ₂
005C ₁₆	Timer B2 interrupt control register	INTOIC	
005D ₁₆	INTO interrupt control register	INT1IC	XX00X0002
005E ₁₆	INT1 interrupt control register		XX00X0002
005F ₁₆	INT2 interrupt control register	INT2IC	XX00X0002
006016			XX ₁₆ XX ₁₆
006116			XX16 XX ₁₆
006216	CAN0 message box 0: Identifier / DLC		XX16 XX ₁₆
006316	_		
006416			XX ₁₆ XX ₁₆
006516			
006616			XX ₁₆ XX ₁₆
006716			XX16 XX16
006816			
006916	CAN0 message box 0: Data field		XX ₁₆
006A ₁₆			XX16
006B ₁₆			XX ₁₆
006C ₁₆			XX ₁₆
006D ₁₆		1	XX16
006E ₁₆	CAN0 message box 0: Time stamp		XX ₁₆
006F ₁₆	<u> </u>		XX16
		1	XX ₁₆
007016			
0070 ₁₆			XX ₁₆
0070 ₁₆ 0071 ₁₆ 0072 ₁₆	CAN0 message box 1: Identifier / DLC		XX ₁₆
0070 ₁₆ 0071 ₁₆ 0072 ₁₆ 0073 ₁₆	CAN0 message box 1: Identifier / DLC		XX ₁₆ XX ₁₆
0070 ₁₆ 0071 ₁₆ 0072 ₁₆ 0073 ₁₆ 0074 ₁₆	CAN0 message box 1: Identifier / DLC		XX ₁₆ XX ₁₆ XX ₁₆
0070 ₁₆ 0071 ₁₆ 0072 ₁₆ 0073 ₁₆ 0074 ₁₆ 0075 ₁₆	CAN0 message box 1: Identifier / DLC		XX16 XX16 XX16 XX16
0070 ₁₆ 0071 ₁₆ 0072 ₁₆ 0073 ₁₆ 0074 ₁₆ 0075 ₁₆ 0076 ₁₆	CAN0 message box 1: Identifier / DLC		XX16 XX16 XX16 XX16 XX16
007016 007116 007216 007316 007416 007516 007616 007716	CAN0 message box 1: Identifier / DLC		XX16 XX16 XX16 XX16 XX16 XX16
007016 007116 007216 007316 007416 007516 007616 007716	CAN0 message box 1: Identifier / DLC		XX16 XX16 XX16 XX16 XX16 XX16 XX16
007016 007116 007216 007216 007316 007416 007516 007616 007716 007816 007916	CAN0 message box 1: Identifier / DLC CAN0 message box 1: data Field		XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16
007016 007116 007216 007316 007416 007516 007616 007716 007816 007916			XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16
007016 007116 007216 007316 007416 007516 007616 007716 007816 007916 007A16			XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16
007016 007116 007216 007316 007416 007516 007616 007716 007716 007816 007816 007816 007B16 007B16			XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16
007016 007116 007216 007316 007416 007516 007616 007716 007816 007916 007A16			XX16 XX16 XX16 XX16 XX16 XX16 XX16 XX16

X: Undefined

Note: The blank area is reserved and cannot be accessed by users.

Figure 1.4.2 Location of Peripheral Function Control Registers and Value at After Reset (2)

Address	Register	Symbol	After reset
008016	j		XX ₁₆
008116			XX ₁₆
008216	CAN0 message box 2: Identifier / DLC		XX ₁₆
008316			XX ₁₆
008416			XX ₁₆
008516			XX ₁₆
008616			XX ₁₆
008716			XX ₁₆
008816			XX ₁₆
008916	CAN0 message box 2: Data field		XX ₁₆
008A ₁₆	3		XX ₁₆
008B ₁₆			XX ₁₆
008C ₁₆			XX ₁₆
008D ₁₆			XX ₁₆
008E ₁₆	CAN0 message box 2: Time stamp		XX ₁₆
008F ₁₆			XX ₁₆ XX ₁₆
009016			XX16 XX16
0091 ₁₆			XX16 XX16
	CAN0 message box 3: Identifier / DLC		XX16 XX16
0093 ₁₆			XX16 XX16
009416			XX16 XX16
009516			XX ₁₆
009616			XX16
009716			XX16
009916			XX16
009916 009A16	CAN0 message box 3: Data field		XX16
009B ₁₆			XX16
009C ₁₆			XX ₁₆
009D ₁₆			XX ₁₆
009E ₁₆	04110		XX ₁₆
009F ₁₆	CAN0 message box 3: Time stamp		XX ₁₆
00A0 ₁₆			XX ₁₆
00A1 ₁₆			XX ₁₆
00A2 ₁₆	CANO magaza bay 4. Identifier / DLC		XX ₁₆
00A3 ₁₆	CAN0 message box 4: Identifier / DLC		XX ₁₆
00A4 ₁₆			XX ₁₆
00A5 ₁₆			XX ₁₆
00A6 ₁₆			XX ₁₆
00A7 ₁₆			XX ₁₆
00A8 ₁₆			XX ₁₆
00A9 ₁₆	CAN0 message box 4: Data field		XX ₁₆
00AA ₁₆	S to . Hoodago box 1. Bata hold		XX ₁₆
00AB ₁₆			XX ₁₆
00AC ₁₆			XX ₁₆
00AD ₁₆			XX ₁₆
00AE ₁₆	CAN0 message box 4: Time stamp		XX ₁₆
00AF ₁₆			XX ₁₆
00B0 ₁₆			XX ₁₆
00B1 ₁₆			XX ₁₆
00B2 ₁₆	CAN0 message box 5: Identifier / DLC		XX ₁₆
00B3 ₁₆			XX16
00B4 ₁₆			XX ₁₆
00B5 ₁₆			XX ₁₆
00B6 ₁₆			XX16
00B7 ₁₆			XX ₁₆
00B8 ₁₆			XX16
00B9 ₁₆	CAN0 message box 5: Data field		XX ₁₆ XX ₁₆
00BA ₁₆	•		
00BB ₁₆			XX ₁₆
00BC ₁₆			XX ₁₆
00BD ₁₆			XX ₁₆
00BE ₁₆ 00BF ₁₆	CAN0 message box 5: Time stamp		XX ₁₆
LILIENT 16	•		XX ₁₆

Figure 1.4.3 Location of Peripheral Function Control Registers and Value at After Reset (3)

Address	Register	Symbol	After reset
00C0 ₁₆			XX ₁₆
00C1 ₁₆			XX ₁₆
00C2 ₁₆	CAN0 message box 6: Identifier / DLC		XX ₁₆
00C3 ₁₆	CANO message box 6. Identiller / DLC		XX ₁₆
00C4 ₁₆			XX ₁₆
00C5 ₁₆			XX ₁₆
00C6 ₁₆			XX ₁₆
00C7 ₁₆			XX ₁₆
00C8 ₁₆			XX ₁₆
00C816			XX16
	CAN0 message box 6: Data field	_ I —	XX ₁₆
00CA ₁₆			
00CB ₁₆			XX ₁₆
00CC ₁₆			XX ₁₆
00CD ₁₆			XX ₁₆
00CE ₁₆	CAN0 message box 6: Time stamp		XX ₁₆
00CF ₁₆	Ortivo message box 6. Time stamp		XX ₁₆
00D0 ₁₆			XX ₁₆
00D1 ₁₆			XX ₁₆
00D2 ₁₆	CANO massage has 7 libraries (BLC		XX ₁₆
00D3 ₁₆	CAN0 message box 7: Identifier / DLC		XX ₁₆
00D316	1	 	XX ₁₆
00D416 00D516	1		XX ₁₆
		+	XX16 XX16
00D6 ₁₆		⊢	XX16 XX ₁₆
00D7 ₁₆			
00D8 ₁₆			XX ₁₆
00D9 ₁₆	CAN0 message box 7: Data field		XX ₁₆
00DA ₁₆			XX ₁₆
00DB ₁₆			XX ₁₆
00DC ₁₆			XX ₁₆
00DD ₁₆			XX ₁₆
00DE ₁₆	CANO		XX ₁₆
00DF ₁₆	CAN0 message box 7: Time stamp		XX ₁₆
00E0 ₁₆			XX ₁₆
00E1 ₁₆			XX ₁₆
00E2 ₁₆	1.		XX ₁₆
00E3 ₁₆	CAN0 message box 8: Identifier / DLC		XX ₁₆
00E4 ₁₆			XX16
			XX ₁₆
00E5 ₁₆			
00E6 ₁₆			XX ₁₆
00E7 ₁₆			XX ₁₆
00E8 ₁₆			XX ₁₆
00E9 ₁₆	CAN0 message box 8: Data field		XX ₁₆
00EA ₁₆	Orate mecoage box of Bata note		XX ₁₆
00EB ₁₆			XX ₁₆
00EC ₁₆			XX ₁₆
00ED ₁₆			XX ₁₆
00EE ₁₆	CANO manage have a Time at		XX ₁₆
00EF ₁₆	CAN0 message box 8: Time stamp		XX ₁₆
00F0 ₁₆			XX ₁₆
00F1 ₁₆			XX16
00F116 00F216	1		XX ₁₆
00F2 ₁₆	CAN0 message box 9: Identifier / DLC	⊢	XX16
00F4 ₁₆			XX ₁₆
00F5 ₁₆			XX ₁₆
00F6 ₁₆			XX ₁₆
00F7 ₁₆			XX ₁₆
00F8 ₁₆			XX ₁₆
00F9 ₁₆	CAN0 message box 9: Data field		XX ₁₆
00FA ₁₆	Onivo message box 3. Data nelu		XX ₁₆
00FB ₁₆			XX ₁₆
00FC ₁₆			XX ₁₆
00FD ₁₆			XX ₁₆
00FE ₁₆			XX16
00FF ₁₆	CAN0 message box 9: Time stamp		XX ₁₆
			VV/10

Figure 1.4.4 Location of Peripheral Function Control Registers and Value at After Reset (4)

Address	Register	Symbol	After reset
010016	-		XX ₁₆
010116			XX ₁₆
010216	CAN0 message box 10: Identifier / DLC		XX ₁₆
010316	Ortivo message box 10. Identifier / BES		XX ₁₆
010416			XX ₁₆
010516			XX ₁₆
010616			XX ₁₆
010716			XX ₁₆
010816			XX ₁₆
010916	CAN0 message box 10: Data field		XX ₁₆
010A ₁₆	Ortivo message box to: Data neid		XX ₁₆
010B ₁₆			XX ₁₆
010C ₁₆			XX ₁₆
010D ₁₆			XX ₁₆
010E ₁₆	CAN0 message box 10: Time stamp		XX ₁₆
010F ₁₆	Orivo message box to: time stamp		XX ₁₆
011016			XX ₁₆
011116			XX ₁₆
011216	CAN0 message box 11: Identifier / DLC		XX ₁₆
011316	Orato message box 11. Identifier / DEO		XX ₁₆
011416			XX ₁₆
011516			XX ₁₆
011616			XX ₁₆
011716			XX ₁₆
011816			XX ₁₆
011916	CAN0 message box 11: Data field		XX ₁₆
011A ₁₆	On the message box 11. Data lielu		XX ₁₆
011B ₁₆			XX ₁₆
011C ₁₆			XX ₁₆
011D ₁₆			XX ₁₆
011E ₁₆	CAN0 message box 11: Time stamp		XX ₁₆
011F ₁₆	Orivo message box 11. Time stamp		XX ₁₆
012016			XX ₁₆
012116			XX ₁₆
012216	CAN0 message box 12: Identifier / DLC		XX ₁₆
012316	or the mossage bex 12. Identifier / B26		XX ₁₆
012416			XX ₁₆
012516			XX ₁₆
012616			XX ₁₆
012716			XX ₁₆
012816			XX ₁₆
012916	CAN0 message box 12: Data field		XX ₁₆
012A ₁₆	T I Mossage Son IE. Bala noid		XX ₁₆
012B ₁₆			XX ₁₆
012C ₁₆			XX ₁₆
012D ₁₆			XX ₁₆
012E ₁₆	CAN0 message box 12: Time stamp		XX ₁₆
012F ₁₆	C. 1. Timo Stamp		XX ₁₆
013016			XX ₁₆
013116			XX ₁₆
013216	CAN0 message box 13: Identifier / DLC		XX ₁₆
013316	The state of the s		XX ₁₆
013416			XX ₁₆
013516			XX ₁₆
013616			XX ₁₆
013716			XX ₁₆
013816			XX ₁₆
013916	CAN0 message box 13: Data field		XX ₁₆
013A ₁₆	Orato message box 10. Data netu		XX ₁₆
013B ₁₆			XX ₁₆
013C ₁₆			XX ₁₆
013D ₁₆			XX ₁₆
013E ₁₆	CAN0 message box 13: Time stamp		XX ₁₆ XX ₁₆
013F ₁₆			

Figure 1.4.5 Location of Peripheral Function Control Registers and Value at After Reset (5)

Address	Register	Symbol	After reset
014016	9::	-,	XX ₁₆
014116			XX ₁₆
014216	CAN0 message box 14: Identifier /DLC		XX ₁₆
014316	•		XX ₁₆
014416		<u> </u>	XX ₁₆
0145 ₁₆ 0146 ₁₆			XX ₁₆
014716			XX ₁₆
014816			XX ₁₆
014916	CANO magaza boy 14: Data field		XX ₁₆
014A ₁₆	CAN0 message box 14: Data field		XX ₁₆
014B ₁₆			XX ₁₆
014C ₁₆			XX ₁₆
014D ₁₆			XX ₁₆
014E ₁₆ 014F ₁₆	CAN0 message box 14: Time stamp		XX ₁₆
015016			XX ₁₆
015116			XX ₁₆
015216	CANO managa hay 15, Idantifian /DLO		XX ₁₆
015316	CAN0 message box 15: Identifier /DLC		XX ₁₆
015416			XX ₁₆
015516			XX ₁₆
015616			XX ₁₆
015716			XX ₁₆ XX ₁₆
0158 ₁₆ 0159 ₁₆			XX16 XX ₁₆
0159 ₁₆	CAN0 message box 15: Data field		XX ₁₆
015A16			XX ₁₆
015C ₁₆			XX ₁₆
015D ₁₆			XX ₁₆
015E ₁₆	CAN0 message box 15: Time stamp		XX ₁₆
015F ₁₆	Orato message box to. Time stamp		XX ₁₆
016016			XX ₁₆
016116			XX ₁₆ XX ₁₆
0162 ₁₆ 0163 ₁₆	CAN0 global mask register	C0GMR —	XX16 XX ₁₆
016416			XX ₁₆
016516			XX ₁₆
016616			XX ₁₆
016716			XX ₁₆
016816	CAN0 local mask A register	COLMAR	XX ₁₆
016916			XX ₁₆
016A ₁₆			XX ₁₆
016B ₁₆ 016C ₁₆		 	XX ₁₆ XX ₁₆
016C ₁₆			XX ₁₆
016E ₁₆		0011122	XX16
016F ₁₆	CAN0 local mask B register	COLMBR	XX ₁₆
017016			XX ₁₆
017116			XX ₁₆
017216			
017316			
017416			
0175 ₁₆ 0176 ₁₆		 	
017616			
017716		 	
017916			
017A ₁₆			
017B ₁₆			
017C ₁₆			
017D ₁₆			
017E ₁₆			
017F ₁₆			

X: Undefined

Note: The blank areas are reserved and cannot be accessed by users.

Figure 1.4.6 Location of Peripheral Function Control Registers and Value at After Reset (6)

SFR M16C/6N4 Group

Address	Register	Symbol	After reset
018016		2,	
018116			
018216			
018316			
018416			
018516			
018616			
018716			
018816			
0189 ₁₆ 018A ₁₆			
018A ₁₆ 018B ₁₆			
018C ₁₆			
018D ₁₆			
018E ₁₆			
018F ₁₆			
019016			
019116			
019216			
019316			
019416			
019516			
019616			
0197 ₁₆ 0198 ₁₆			
019816			
019916 019A ₁₆			
019B ₁₆			
019C ₁₆			
019D ₁₆			
019E ₁₆			
019F ₁₆			
01A0 ₁₆			
01A1 ₁₆			
01A2 ₁₆			
01A3 ₁₆			
01A4 ₁₆			
01A5 ₁₆			
01A6 ₁₆ 01A7 ₁₆			
01A716 01A816			
01A9 ₁₆			
01AA ₁₆			
01AB ₁₆			
01AC ₁₆			
01AD ₁₆			
01AE ₁₆			
01AF ₁₆			
01B0 ₁₆			
01B1 ₁₆			
01B2 ₁₆			
01B3 ₁₆ 01B4 ₁₆			
01B4 ₁₆ 01B5 ₁₆	Flash memory control register 1 (Note 1)	FMR1	0X00XX0X2
01B516 01B616	(Note 1)		0,100,110,12
01B7 ₁₆	Flash memory control register 0 (Note 1)	FMR0	XX0000012
01B8 ₁₆			0016
01B9 ₁₆	Address match interrupt register 2	RAMD2	0016
01BA ₁₆	<u> </u>		X0 ₁₆
01BB ₁₆	Address match interrupt enable register 2	AIER2	XXXXXX00 ₂
01BC ₁₆			0016
01BD ₁₆	Address match interrupt register 3	RAMD3	0016
01BE ₁₆			X0 ₁₆
01BF ₁₆			

Note 1: This register is included in flash memory version.

Note 2: The blank areas are reserved and cannot be accessed by users.

Figure 1.4.7 Location of Peripheral Function Control Registers and Value at After Reset (7)

Address	Register	Symbol	After reset
01C0 ₁₆	Timer B3,4,5 count start flag	TBSR	000XXXXX2
01C1 ₁₆	Time: 20, 1,0 count start mag	13011	
01C2 ₁₆			XX ₁₆
01C3 ₁₆	Timer A1-1 register	TA11	XX ₁₆
01C4 ₁₆	The second of th	T4.04	XX ₁₆
01C5 ₁₆	Timer A2-1 register	TA21	XX ₁₆
01C6 ₁₆	Timor A4.1 register	TA 41	XX ₁₆
01C7 ₁₆	Timer A4-1 register	TA41	XX ₁₆
01C8 ₁₆	Three-phase PWM control register 0	INVC0	0016
01C9 ₁₆	Three-phase PWM control register 1	INVC1	0016
01CA ₁₆	Three-phase output buffer register 0	IDB0	0016
01CB ₁₆	Three-phase output buffer register 1	IDB1	0016
01CC ₁₆	Dead time timer	DTT	XX ₁₆
01CD ₁₆	Timer B2 interrupt occurrence frequency set counter	ICTB2	XX ₁₆
01CE ₁₆			
01CF ₁₆			NV
01D0 ₁₆	Timer B3 register	TB3	XX ₁₆
01D1 ₁₆	<u> </u>		XX ₁₆ XX ₁₆
01D2 ₁₆	Timer B4 register	TB4	XX16 XX ₁₆
01D3 ₁₆ 01D4 ₁₆			XX16
01D4 ₁₆	Timer B5 register	TB5	XX ₁₆
01D316 01D616		+	70010
01D016		+ +	
01D716			
01D9 ₁₆			
01DA ₁₆			
01DB ₁₆	Timer B3 mode register	TB3MR	00XX00002
01DC ₁₆	Timer B4 mode register	TB4MR	00XX00002
01DD ₁₆	Timer B5 mode register	TB5MR	00XX00002
01DE ₁₆	Interrupt cause select register 0	IFSR0	00XXX0002
01DF ₁₆	Interrupt cause select register 1	IFSR1	0016
01E0 ₁₆	SI/O3 transmit/receive register	S3TRR	XX ₁₆
01E1 ₁₆			
01E2 ₁₆	SI/O3 control register	S3C	01000002
01E3 ₁₆	SI/O3 bit rate generator	S3BRG	XX ₁₆
01E4 ₁₆			
01E5 ₁₆			
01E6 ₁₆			
01E7 ₁₆			
01E8 ₁₆			
01E9 ₁₆ 01EA ₁₆			
01EA ₁₆			
01ED16	UART0 special mode register 4	U0SMR4	0016
01EO16	UARTO special mode register 3	U0SMR3	000X0X0X2
01EE ₁₆	UART0 special mode register 2	U0SMR2	X0000002
01EF ₁₆	UARTO special mode register	U0SMR	X0000002 X00000002
01F0 ₁₆	UART1 special mode register 4	U1SMR4	0016
01F1 ₁₆	UART1 special mode register 3	U1SMR3	000X0X0X ₂
01F2 ₁₆	UART1 special mode register 2	U1SMR2	X0000002
01F3 ₁₆	UART1 special mode register	U1SMR	X0000002
01F4 ₁₆	UART2 special mode register 4	U2SMR4	0016
01F5 ₁₆	UART2 special mode register 3	U2SMR3	000X0X0X2
01F6 ₁₆	UART2 special mode register 2	U2SMR2	X00000002
01F7 ₁₆	UART2 special mode register	U2SMR	X0000002
01F8 ₁₆	UART2 transmit/receive mode register	U2MR	0016
01F9 ₁₆	UART2 bit rate generator	U2BRG	XX ₁₆
01FA ₁₆	UART2 transmit buffer register	U2TB	XX ₁₆
01FB ₁₆			XX ₁₆
01FC ₁₆	UART2 transmit/receive mode register 0	U2C0	000010002
01FD ₁₆	UART2 transmit/receive mode register 1	U2C1	00000102
01FE ₁₆	UART2 receive buffer register	U2RB -	XX ₁₆
01FF ₁₆			XX ₁₆

X: Undefined

Note: The blank areas are reserved and cannot be accessed by users.

Figure 1.4.8 Location of Peripheral Function Control Registers and Value at After Reset (8)

Address	Register	Symbol	After reset
020016	CAN0 message control register 0	COMCTLO	0016
020116	CAN0 message control register 1	C0MCTL1	0016
020216	CAN0 message control register 2	C0MCTL2	0016
020316	CAN0 message control register 3	C0MCTL3	0016
020416	CAN0 message control register 4	C0MCTL4	0016
020516	CAN0 message control register 5	C0MCTL5	0016
020616	CAN0 message control register 6	C0MCTL6	0016
020716	CAN0 message control register 7	C0MCTL7	0016
020816	CAN0 message control register 8	C0MCTL8	0016
020916	CAN0 message control register 9	C0MCTL9	0016
020A ₁₆	CAN0 message control register 10	C0MCTL10	0016
020B ₁₆	CAN0 message control register 11	C0MCTL11	0016
020C ₁₆	CAN0 message control register 12	C0MCTL12	0016
020D ₁₆	CAN0 message control register 13	C0MCTL13	0016
020E ₁₆	CAN0 message control register 14	C0MCTL14	0016
020F ₁₆	CAN0 message control register 15	C0MCTL15	0016
021016	, , ,		X0000012
021116	CAN0 control register	COCTLR	XX0X00002
021216		1	0016
021216	CAN0 status register	COSTR	X0000012
0213 ₁₆ 0214 ₁₆		 	0016
021416	CAN0 slot status register	COSSTR	0016
			0016
021616	CAN0 interrupt control register	COICR	
021716	-		0016
021816	CAN0 extended register	COIDR	0016
021916	-		0016
021A ₁₆	CAN0 configuration register	C0CONR —	XX ₁₆
021B ₁₆	0.4110	000500	XX ₁₆
021C ₁₆	CAN0 receive error count register	CORECR	0016
021 D ₁₆	CAN0 transmit error count register	C0TECR	0016
021E ₁₆	CAN0 time stamp register	C0TSR -	0016
021F ₁₆	, ,		0016
022016	CAN1 message control register 0	C1MCTL0	0016
022116	CAN1 message control register 1	C1MCTL1	0016
022216	CAN1 message control register 2	C1MCTL2	0016
022316	CAN1 message control register 3	C1MCTL3	0016
022416	CAN1 message control register 4	C1MCTL4	0016
022516	CAN1 message control register 5	C1MCTL5	0016
022616	CAN1 message control register 6	C1MCTL6	0016
022716	CAN1 message control register 7	C1MCTL7	0016
022816	CAN1 message control register 8	C1MCTL8	0016
022916	CAN1 message control register 9	C1MCTL9	0016
022A ₁₆	CAN1 message control register 10	C1MCTL10	0016
022B ₁₆	CAN1 message control register 11	C1MCTL11	0016
022C ₁₆	CAN1 message control register 12	C1MCTL12	0016
022D ₁₆	CAN1 message control register 13	C1MCTL13	0016
022E ₁₆	CAN1 message control register 14	C1MCTL14	0016
022F ₁₆	CAN1 message control register 15	C1MCTL15	0016
023016			X0000012
023016	CAN1 control register	C1CTLR —	XX0X00002
023216		 	0016
023216	CAN1 status register	C1STR —	X0000012
			0016
023416	CAN1 slot status register	C1SSTR —	0016
023516		- - 	
023616	CAN1 interrupt control register	C1ICR —	0016
023716			0016
023816	CAN1 extended register	C1IDR —	0016
023916			0016
023A ₁₆	CAN1 configuration register	C1CONR -	XX ₁₆
023B ₁₆	0 0		XX ₁₆
023C ₁₆	CAN1 receive error count register	C1RECR	0016
023D ₁₆	CAN1 transmit error count register	C1TECR	0016
		1 1	0.0
023E ₁₆	CAN1 time stamp register	C1TSR	0016

Figure 1.4.9 Location of Peripheral Function Control Registers and Value at After Reset (9)

Address	Register	Symbol	After reset
024016	riogistoi	Symbol	71101 10001
024116			
024216	CAN0 acceptance filter support register	COAFS	XX ₁₆
024316	OANO acceptance inter support register	OUAFO	XX ₁₆
024416	CAN1 acceptance filter support register	C1AFS	XX ₁₆
024516		0.7.11.0	XX ₁₆
024616			
0247 ₁₆ 0248 ₁₆			
024916			
024A ₁₆			
024B ₁₆			
024C ₁₆			
024D ₁₆			
024E ₁₆			
024F ₁₆			
0250 ₁₆ 0251 ₁₆			
025116			
025216			
025416			
025516			
025616			
025716			
025816			
025916			
025A ₁₆			
025B ₁₆ 025C ₁₆			
025D ₁₆			
025E ₁₆	Peripheral function clock select register	PCLKR	0016
025F ₁₆	CAN0/1 clock select register	CCLKR	0016
026016			XX ₁₆
026116			XX ₁₆
026216	CAN1 message box 0: Identifier / DLC		XX ₁₆
026316	-	<u> </u>	XX ₁₆
0264 ₁₆ 0265 ₁₆			XX16 XX16
026516			XX ₁₆
026716			XX16
026816			XX ₁₆
026916	CAN1 message box 0: Data field		XX ₁₆
026A ₁₆	5.111 Mossago box o. Data licia		XX ₁₆
026B ₁₆			XX ₁₆
026C ₁₆			XX ₁₆
026D ₁₆			XX ₁₆ XX ₁₆
026E ₁₆ 026F ₁₆	CAN1 message box 0:Time stamp		XX16 XX16
027016			XX ₁₆
027116			XX ₁₆
027216	CAN1 message box 1: Identifier / DLC		XX ₁₆
027316	OANT HESSAGE DOX 1. IDEHUHEI / DLO		XX ₁₆
027416			XX ₁₆
027516			XX ₁₆
027616		<u> </u>	XX ₁₆
027716			XX ₁₆ XX ₁₆
0278 ₁₆ 0279 ₁₆			XX16 XX16
027916 027A ₁₆	CAN1 message box 1: Data field		XX ₁₆
027B ₁₆			XX16
027C ₁₆			XX ₁₆
027D ₁₆			XX ₁₆
027E ₁₆	CAN1 message box 1:Time stamp		XX ₁₆
027F ₁₆	57.111 mossage box 1.1 mile stamp		XX ₁₆

X: Undefined

Note: The blank areas are reserved and cannot be accessed by users.

Figure 1.4.10 Location of Peripheral Function Control Registers and Value at After Reset (10)

Address	Register	Symbol	After reset
028016			XX ₁₆
028116			XX ₁₆
028216	CAN1 message box 2: Identifier / DLC		XX ₁₆
028316	ONIVI Message box 2. Identifici / BEO		XX ₁₆
028416			XX ₁₆
028516			XX ₁₆
028616			XX ₁₆
028716			XX ₁₆
028816			XX ₁₆
028916	CAN1 message box 2: Data field		XX ₁₆
028A ₁₆	OANT message box 2. Data neid		XX ₁₆
028B ₁₆			XX ₁₆
028C ₁₆			XX ₁₆
028D ₁₆			XX ₁₆
028E ₁₆	CAN1 message box 2: Time stamp		XX ₁₆
028F ₁₆	CANT message box 2. Time stamp		XX ₁₆
029016			XX ₁₆
029116			XX ₁₆
029216	CAN1 message box 3: Identifier / DLC		XX ₁₆
029316	OANT HESSage DOX 3. IdeHillier / DLC		XX ₁₆
029416			XX ₁₆
029516			XX ₁₆
029616			XX ₁₆
029716			XX ₁₆
029816			XX ₁₆
029916	CANII magazara hay 2. Data field		XX ₁₆
029A ₁₆	CAN1 message box 3: Data field		XX ₁₆
029B ₁₆			XX ₁₆
029C ₁₆			XX ₁₆
029D ₁₆			XX ₁₆
029E ₁₆	CANII maaaaga hay 2; Tima atama		XX ₁₆
029F ₁₆	CAN1 message box 3: Time stamp		XX ₁₆
02A0 ₁₆			XX ₁₆
02A1 ₁₆			XX ₁₆
02 A 2 ₁₆	CAN1 message box 4: Identifier / DLC		XX ₁₆
02A3 ₁₆	CANT message box 4. Identifier / DEC		XX ₁₆
02A4 ₁₆			XX ₁₆
02A5 ₁₆			XX ₁₆
02 A6 16			XX ₁₆
02A7 ₁₆			XX ₁₆
02A8 ₁₆			XX ₁₆
02A9 ₁₆	CAN1 message box 4: Data field		XX ₁₆
)2AA ₁₆	CANT message box 4. Data field		XX ₁₆
02AB ₁₆			XX ₁₆
02AC ₁₆			XX ₁₆
)2AD ₁₆			XX ₁₆
)2AE ₁₆	CAN1 message box 4: Time stamp		XX ₁₆
)2AF ₁₆	OTATA INCOORGE DON T. TIME Stamp		XX ₁₆
02B0 ₁₆			XX ₁₆
02B1 ₁₆			XX ₁₆
02B2 ₁₆	CAN1 message box 5: Identifier / DLC		XX ₁₆
02B3 ₁₆	Originiessage box 3. Identifiel / DEC		XX ₁₆
02B4 ₁₆			XX ₁₆
02B5 ₁₆			XX ₁₆
02B6 ₁₆			XX ₁₆
02B7 ₁₆			XX ₁₆
02B8 ₁₆			XX ₁₆
02B9 ₁₆	CANII mossago hey 5: Data fiold		XX ₁₆
02BA ₁₆	CAN1 message box 5: Data field		XX ₁₆
02BB ₁₆			XX ₁₆
02BC ₁₆			XX ₁₆
02BD ₁₆			XX ₁₆
02BE ₁₆	CANII magaga hay 5: Tima atama		XX ₁₆
02BF ₁₆	CAN1 message box 5: Time stamp		XX ₁₆

Figure 1.4.11 Location of Peripheral Function Control Registers and Value at After Reset (11)

Address	Register	Symbol	After reset
02C0 ₁₆			XX ₁₆
02C1 ₁₆			XX ₁₆
02C2 ₁₆	CAN1 message box 6: Identifier / DLC		XX ₁₆
02C3 ₁₆	CANT message box 6. identilier / DLC		XX ₁₆
02C4 ₁₆			XX ₁₆
)2C5 ₁₆			XX ₁₆
02C6 ₁₆			XX ₁₆
02C7 ₁₆			XX ₁₆
02C8 ₁₆			XX ₁₆
02C9 ₁₆	1	1	XX ₁₆
02CA ₁₆	CAN1 message box 6: Data field		XX ₁₆
02CB ₁₆			XX16
02CC ₁₆			XX ₁₆
		 	XX16
02CD ₁₆		+ +	XX ₁₆
02CE ₁₆	CAN1 message box 6: Time stamp		XX ₁₆
02CF ₁₆	·		
02D0 ₁₆			XX16
02D1 ₁₆			XX ₁₆
)2D2 ₁₆	CAN1 message box 7: Identifier / DLC		XX ₁₆
)2D3 ₁₆			XX ₁₆
2D4 ₁₆	1		XX ₁₆
02D5 ₁₆			XX ₁₆
)2D6 ₁₆			XX ₁₆
02D7 ₁₆			XX ₁₆
02D8 ₁₆			XX ₁₆
)2D9 ₁₆	CAN1 message box 7: Data field		XX ₁₆
)2DA ₁₆	CANT message box 7. Data neid		XX ₁₆
)2DB ₁₆			XX ₁₆
)2DC ₁₆			XX ₁₆
2DD ₁₆			XX ₁₆
2DE ₁₆			XX ₁₆
)2DF ₁₆	CAN1 message box 7: Time stamp		XX ₁₆
)2E0 ₁₆			XX16
02E1 ₁₆			XX16
)2E2 ₁₆			XX ₁₆
)2E3 ₁₆	CAN1 message box 8: Identifier / DLC		XX16
)2E4 ₁₆			XX16
)2E5 ₁₆			XX ₁₆
		+ +	XX ₁₆
02E6 ₁₆		I ⊢	
2E7 ₁₆			XX ₁₆
02E8 ₁₆			XX ₁₆
)2E9 ₁₆	CAN1 message box 8: Data field		XX ₁₆
2EA ₁₆			XX ₁₆
)2EB ₁₆			XX ₁₆
2EC ₁₆			XX ₁₆
)2ED ₁₆			XX ₁₆
2EE ₁₆	CAN1 message box 8: Time stamp		XX ₁₆
2EF ₁₆	CARTA INCOORGE DON O. TIME Stamp		XX ₁₆
2F0 ₁₆			XX ₁₆
2F1 ₁₆			XX ₁₆
2F2 ₁₆	CANII mooogga hay 0. Idantifica / DL C		XX ₁₆
2F3 ₁₆	CAN1 message box 9: Identifier / DLC		XX ₁₆
2F4 ₁₆	1		XX ₁₆
2F5 ₁₆	1		XX16
2F6 ₁₆			XX16
2F7 ₁₆	1		XX16
2F8 ₁₆	1		XX16
2F9 ₁₆	1 .		XX16
2FA ₁₆	CAN1 message box 9: Data field		XX16 XX16
02FB ₁₆			XX16
	†		
02FC ₁₆ 02FD ₁₆			XX ₁₆
			XX ₁₆
02FE ₁₆ 02FF ₁₆	CAN1 message box 9: Time stamp		XX ₁₆ XX ₁₆
		1 1	X X 16

Figure 1.4.12 Location of Peripheral Function Control Registers and Value at After Reset (12)

Address	Register	Symbol	After reset
030016			XX ₁₆
030116			XX ₁₆
030216	CANII mossaga bay 10: Idantifiar / DLC		XX ₁₆
030316	CAN1 message box 10: Identifier / DLC		XX ₁₆
030416			XX ₁₆
030516			XX ₁₆
030616			XX ₁₆
030716			XX ₁₆
030816			XX ₁₆
030916	CANIA managana harri 10. Data field		XX ₁₆
030A ₁₆	CAN1 message box 10: Data field		XX ₁₆
030B ₁₆			XX ₁₆
030C ₁₆			XX ₁₆
030D ₁₆			XX ₁₆
030E ₁₆	0.414 J. 40 T		XX ₁₆
030F ₁₆	CAN1 message box 10: Time stamp		XX ₁₆
031016			XX ₁₆
031116			XX ₁₆
031216	1		XX ₁₆
031316	CAN1 message box 11: Identifier / DLC		XX16
031416			XX16
031516			XX16
031616			XX16
031716			XX16
031816			XX16
031916			XX16
031A ₁₆	CAN1 message box 11: Data field		XX16
031B ₁₆			XX16
031C ₁₆			XX16
031D ₁₆			XX16
031E ₁₆			XX16
031F ₁₆	CAN1 message box 11: Time stamp		XX16
032016			XX16
032016			XX16 XX16
032116			XX16 XX16
032316	CAN1 message box 12: Identifier / DLC		XX16
032316			XX16 XX16
032516			XX16
032616			XX16
032016			XX16
032816			XX16
032916			XX16
032A ₁₆	CAN1 message box 12: Data field		XX16
032B ₁₆			XX16
032D16			XX16
032016 032D16	1		XX16 XX16
032E ₁₆			XX16
032F ₁₆	CAN1 message box 12: Time stamp		XX16 XX16
033016			XX16 XX16
033116	1		XX16 XX16
033216			XX16 XX16
033316	CAN1 message box 13: Identifier / DLC		XX16
033416			XX16 XX16
033516			XX ₁₆
033616			XX ₁₆
033716			XX ₁₆
033716	1		XX16 XX16
033816 033916			XX16 XX16
	CAN1 message box 13: Data field	 	
033A ₁₆			XX ₁₆
033B ₁₆			XX ₁₆
033C ₁₆			XX ₁₆
033D ₁₆			XX ₁₆
033E ₁₆ 033F ₁₆	CAN1 message box 13: Time stamp	<u> </u>	XX ₁₆ XX ₁₆
	· · · · · · · · · · · · · · · · · · ·		X X 16

Figure 1.4.13 Location of Peripheral Function Control Registers and Value at After Reset (13)

Address	Register	Symbol	After reset
034016	riegistei	Symbol	XX ₁₆
034116			XX ₁₆
034216	CANII mossago box 14: Idontifior / DLC		XX ₁₆
034316	CAN1 message box 14: Identifier / DLC		XX ₁₆
034416			XX ₁₆
034516			XX ₁₆
034616			XX ₁₆
034716			XX ₁₆
034816			XX ₁₆
034916	CAN1 message box 14: Data field		XX ₁₆
034A ₁₆			XX ₁₆
034B ₁₆		<u> </u>	XX ₁₆
034C ₁₆			XX ₁₆ XX ₁₆
034D ₁₆		+	XX16
034E ₁₆ 034F ₁₆	CAN1 message box 14: Time stamp		XX ₁₆
035016			XX16
035116			XX16 XX16
035216			XX16
035316	CAN1 message box 15: Identifier / DLC		XX16
035416			XX16
035516			XX ₁₆
035616			XX ₁₆
035716			XX ₁₆
035816			XX ₁₆
035916	CAN1 message box 15: Data field		XX ₁₆
035A ₁₆	OANT message box 15. Data field		XX ₁₆
035B ₁₆		<u> </u>	XX ₁₆
035C ₁₆			XX ₁₆
035D ₁₆			XX ₁₆
035E ₁₆	CAN1 message box 15: Time stamp		XX ₁₆
035F ₁₆	, , , , , , , , , , , , , , , , , , ,		XX ₁₆
036016			XX16
036116		<u> </u>	XX ₁₆
036216	CAN1 global mask register	C1GMR —	XX ₁₆ XX ₁₆
036316			XX16
0364 ₁₆ 0365 ₁₆			XX ₁₆
036616		- 	XX16
036716			XX16
036816			XX16
036916	CAN1 local mask A register	C1LMAR —	XX ₁₆
036A ₁₆			XX ₁₆
036B ₁₆			XX ₁₆
036C ₁₆			XX ₁₆
036D ₁₆			XX ₁₆
036E ₁₆	CAN1 local mask B register	C1LMBR	XX ₁₆
036F ₁₆	CAN1 local mask B register	CILIVIDA	XX ₁₆
037016			XX ₁₆
037116			XX ₁₆
037216			
037316			
037416			
037516			
037616			
037716			
037816			
037916			
037A ₁₆			
037B ₁₆			
037C ₁₆			
037D ₁₆			
037E ₁₆ 037F ₁₆		- - 	
UU/ F16			

X: Undefined

Note: The blank areas are reserved and cannot be accessed by users.

Figure 1.4.14 Location of Peripheral Function Control Registers and Value at After Reset (14)

Address	Register	Symbol	After reset
038016	Count start flag	TABSR	0016
038116	Clock prescaler reset flag	CPSRF	0XXXXXXX ₂
038216	One-shot start flag	ONSF	0016
038316	Trigger select register	TRGSR	0016
038416	Up-down flag	UDF	0016
038516			
038616	Timer A0 register	TA0	XX ₁₆
038716	Time 7.0 register	TAU	XX ₁₆
038816	Timer A1 register	TA1	XX ₁₆
038916	Titlel AT register	17.1	XX ₁₆
038A ₁₆	Timer A2 register	TA2	XX ₁₆
038B ₁₆	Timer 712 register	172	XX ₁₆
038C ₁₆	Timer A3 register	TA3	XX ₁₆
038D ₁₆		17.0	XX ₁₆
038E ₁₆	Timer A4 register	TA4	XX ₁₆
038F ₁₆	Timor 711 regions	17.4-	XX ₁₆
039016	Timer B0 register	TB0	XX ₁₆
039116		150	XX ₁₆
039216	Timer B1 register	TB1	XX ₁₆
039316		151	XX ₁₆
039416	Timer B2 register	TB2	XX ₁₆
039516	-		XX ₁₆
039616	Timer A0 mode register	TAOMR	0016
039716	Timer A1 mode register	TA1MR	0016
039816	Timer A2 mode register	TA2MR	0016
039916	Timer A3 mode register	TA3MR	0016
039A ₁₆	Timer A4 mode register Timer B0 mode register	TA4MR	0016
039B ₁₆	Timer B1 mode register	TB0MR TB1MR	00XX00002
039C ₁₆	Timer B2 mode register	TB2MR	00XX0000 ₂ 00XX0000 ₂
039D ₁₆	Timer B2 mode register Timer B2 special mode register	TB2SC	XXXXXXX002
039E ₁₆	Timer bz speciai mode register	1B25C	AAAAA002
039F ₁₆ 03A0 ₁₆	UART0 transmit/receive mode register	U0MR	0016
03A016	UARTO bit rate generator	UOBRG	XX ₁₆
03A116	CATTO DIL TALE GENETALOI		XX16
03A216	UART0 transmit buffer register	U0TB —	XX16
03A4 ₁₆	UART0 transmit/receive control register 0	U0C0	000010002
03A5 ₁₆	UART0 transmit/receive control register 1	U0C1	00000102
03A6 ₁₆			XX ₁₆
03A7 ₁₆	UART0 receive buffer register	U0RB —	XX ₁₆
03A8 ₁₆	UART1 transmit/receive mode register	U1MR	0016
03A9 ₁₆	UART1 bit rate generator	U1BRG	XX ₁₆
03AA ₁₆			XX ₁₆
03AB ₁₆	UART1 transmit buffer register	U1TB —	XX ₁₆
03AC ₁₆	UART1 transmit/receive control register 0	U1C0	000010002
03AD ₁₆	UART1 transmit/receive control register 1	U1C1	00000102
03AE ₁₆	UART1 receive buffer register	U1RB —	XX ₁₆
03AF ₁₆	OALLI I TECEIVE DUITET TEGISTET	01110	XX ₁₆
03B0 ₁₆	UART transmit/receive control register 2	UCON	X0000002
03B1 ₁₆			
03B2 ₁₆			
03B3 ₁₆			
03B4 ₁₆			
03B5 ₁₆			
03B6 ₁₆			
03B7 ₁₆	DIAM.	B1465	
03B8 ₁₆	DMA0 request cause select register	DM0SL	0016
03B9 ₁₆	DMAd	DIA C	
03BA ₁₆	DMA1 request cause select register	DM1SL	0016
03BB ₁₆			NV.
03BC ₁₆	CRC data register	CRCD	XX ₁₆
03BD ₁₆			XX ₁₆
03BE ₁₆	CRC input register	CRCIN	XX ₁₆
03BF ₁₆			

X: Undefined

Note: The blank areas are reserved and cannot be accessed by users.

Figure 1.4.15 Location of Peripheral Function Control Registers and Value at After Reset (15)

SFR M16C/6N4 Group

Address	Register	Symbol	After reset
03C0 ₁₆	A-D register 0	AD0	XX ₁₆
03C1 ₁₆	V-D legister 0	ADU	XX ₁₆
03C2 ₁₆	A-D register 1	AD1	XX ₁₆
03C3 ₁₆	A D register 1	7.51	XX ₁₆
03C4 ₁₆	A-D register 2	AD2	XX ₁₆
03C5 ₁₆			XX ₁₆
03C6 ₁₆	A-D register 3	AD3	XX ₁₆
03C7 ₁₆			XX ₁₆ XX ₁₆
03C8 ₁₆ 03C9 ₁₆	A-D register 4	AD4	XX ₁₆
03CA ₁₆			XX ₁₆
03CB ₁₆	A-D register 5	AD5	XX ₁₆
03CC ₁₆			XX ₁₆
03CD ₁₆	A-D register 6	AD6	XX ₁₆
03CE ₁₆	A.D. vozistov 7	AD7	XX ₁₆
03CF ₁₆	A-D register 7	AD7	XX ₁₆
03D0 ₁₆			
03D1 ₁₆			
03D2 ₁₆			
03D3 ₁₆	A.D wheel we wished 0	ADOONS	
03D4 ₁₆	A-D control register 2	ADCON2	0016
03D5 ₁₆	A-D control register 0	ADCON0	00000XXX ₂
03D6 ₁₆ 03D7 ₁₆	A-D control register 0 A-D control register 1	ADCON0 ADCON1	00000XXX2 0016
03D716 03D816	D-A register 0	DA0	XX ₁₆
03D816	D A register o	BAC	XXIII
03DA ₁₆	D-A register 1	DA1	XX ₁₆
03DB ₁₆	- 3		
03DC ₁₆	D-A control register	DACON	0016
03DD ₁₆	•		
03DE ₁₆			
03DF ₁₆			
03E0 ₁₆	Port P0 register	P0	XX ₁₆
03E1 ₁₆	Port P1 register	P1	XX ₁₆
03E2 ₁₆	Port P1 direction register	PD0 PD1	0016
03E3 ₁₆	Port P1 direction register Port P2 register	P2	00 ₁₆ XX ₁₆
03E4 ₁₆ 03E5 ₁₆	Port P3 register	P3	XX ₁₆
03E6 ₁₆	Port P2 direction register	PD2	0016
03E7 ₁₆	Port P3 direction register	PD3	0016
03E8 ₁₆	Port P4 register	P4	XX ₁₆
03E9 ₁₆	Port P5 register	P5	XX ₁₆
03EA ₁₆	Port P4 direction register	PD4	0016
03EB ₁₆	Port P5 direction register	PD5	0016
03EC ₁₆	Port P6 register	P6	XX ₁₆
03ED ₁₆	Port P7 register	P7	XX ₁₆
03EE ₁₆	Port P6 direction register	PD6	0016
03EF ₁₆	Port P3 register	PD7	0016
03F0 ₁₆	Port P8 register Port P9 register	P8 P9	XX ₁₆ XX ₁₆
03F1 ₁₆	Port P9 register Port P8 direction register	PD8	00X000002
03F2 ₁₆ 03F3 ₁₆	Port P9 direction register	PD9	0016
03F4 ₁₆	Port P10 register	P10	XX ₁₆
03F5 ₁₆	. S.C. To Togistoi	1	74710
03F6 ₁₆	Port P10 direction register	PD10	0016
03F7 ₁₆	<u> </u>		
03F8 ₁₆			
03F9 ₁₆			
03FA ₁₆			
03FB ₁₆			
03FC ₁₆	Pull-up control register 0	PUR0	0016
03FD ₁₆	Pull-up control register 1	PUR1	00000002 (Note 1) 00000102
03FE ₁₆	Pull-up control register 2	PUR2	0016
03FF ₁₆	Port control register	PCR	0016

X: Undefined

Note 1: At hardware reset, the register is as follows:
 "000000002" where "L" is input to the CNVss pin

- "000000102" where "H" is input to the CNVss pin

At software reset, watchdog timer reset and oscillation stop detection reset, the register is as follows:
 "000000002" where the PM01 to PM00 bits in the PM0 register are "002" (single-chip mode)
 "000000102" where the PM01 to PM00 bits in the PM0 register are "012" (memory expansion mode) or "112"

- (microprocessor mode)

Note 2: The blank areas are reserved and cannot be accessed by users.

Figure 1.4.16 Location of Peripheral Function Control Registers and Value at After Reset (16)

M16C/6N4 Group Reset

Reset

There are four types of resets: a hardware reset, a software reset, an watchdog timer reset, and an oscillation stop detection reset.

Hardware Reset

A reset is applied using the RESET pin. When an "L" signal is applied to the RESET pin while the power supply voltage is within the recommended operating condition, the pins are initialized (refer to "Table 1.5.1 Pin Status When RESET Pin Level is "L""). The oscillation circuit is initialized and the main clock starts oscillating. When the input level at the RESET pin is released from "L" to "H", the CPU and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. The internal RAM is not initialized. If the RESET pin is pulled "L" while writing to the internal RAM, the internal RAM becomes indeterminate.

Figure 1.5.1 shows the example reset circuit. Figure 1.5.2 shows the reset sequence. Table 1.5.1 shows the statuses of the other pins while the $\overline{\text{RESET}}$ pin is "L". Figure 1.5.3 shows the CPU register status after reset. Refer to "SFR" for SFR status after reset.

1. When the power supply is stable

- (1) Apply an "L" signal to the RESET pin.
- (2) Supply a clock for 20 cycles or more to the XIN pin.
- (3) Apply an "H" signal to the RESET pin.

2. Power on

- (1) Apply an "L" signal to the RESET pin.
- (2) Let the power supply voltage increase until it meets the recommended operating condition.
- (3) Wait for td(P-R) or more until the internal power supply stabilizes.
- (4) Supply a clock for 20 cycles or more to the XIN pin.
- (5) Apply an "H" signal to the RESET pin.

Software Reset

When the PM03 bit in the PM0 register is set to "1" (microcomputer reset), the microcomputer has its pins, CPU, and SFR initialized. Then the program is executed starting from the address indicated by the reset vector.

Select the main clock for the CPU clock source, and set the PM03 bit to "1" with main clock oscillation satisfactorily stable.

At software reset, some SFR's are not initialized. Refer to "SFR". Also, since the PM01 to PM00 bits in the PM0 register are not initialized, the processor mode remains unchanged.

Watchdog Timer Reset

Where the PM12 bit in the PM1 register is "1" (reset when watchdog timer underflows), the microcomputer initializes its pins, CPU and SFR if the watchdog timer underflows. Then the program is executed starting from the address indicated by the reset vector.

At watchdog timer reset, some SFR's are not initialized. Refer to "SFR". Also, since the PM01 to PM00 bits in the PM0 register are not initialized, the processor mode remains unchanged.

Oscillation Stop Detection Reset

Where the CM27 bit in the CM2 register is "0" (reset at oscillation stop, re-oscillation detection), the microcomputer initializes its pins, CPU and SFR, coming to a halt if it detects main clock oscillation circuit stop. Refer to "Oscillation Stop and Re-oscillation Detection Function".

At oscillation stop detection reset, some SFR's are not initialized. Refer to "SFR". Also, since the PM01 to PM00 bits in the PM0 register are not initialized, the processor mode remains unchanged.



M16C/6N4 Group Reset




Figure 1.5.1 Example Reset Circuit




Figure 1.5.2 Reset Sequence

M16C/6N4 Group Reset

Table 1.5.1 Pin Status When RESET Pin Level is "L"

	Status			
Pin name	ONIV V	CNVss = Vcc1 (Note)		
	CNVss = Vss	BYTE = Vss	BYTE = Vcc1	
P0	Input port	Data input	Data input	
P1	Input port	Data input	Input port	
P2, P3, P4 ₀ to P4 ₃	Input port	Address output (undefined)	Address output (undefined)	
P4 ₄	Input port	CS₀ output ("H" is output)	CS₀ output ("H" is output)	
P45 to P47	Input port	Input port (Pulled high)	Input port (Pulled high)	
P5 ₀	Input port	WR output ("H" is output)	WR output ("H" is output)	
P5 ₁	Input port	BHE output (undefined)	BHE output (undefined)	
P5 ₂	Input port	RD output ("H" is output)	RD output ("H" is output)	
P5 ₃	Input port	BCLK output	BCLK output	
P5 ₄	Input port	HLDA output	HLDA output	
		(The output value depends on	(The output value depends on	
		the input to the HOLD pin)	the input to the HOLD pin)	
P5 ₅	Input port	HOLD input	HOLD input	
P5 ₆	Input port	ALE output ("L" is output)	ALE output ("L" is output)	
P57	Input port	RDY input	RDY input	
P6, P7, P8 ₀ to P8 ₄ ,	Input port	Input port	Input port	
P86, P87, P9, P10				

Note: Shown here is the valid pin state when the internal power supply voltage has stabilized after power-on. When CNVss = Vcc1, the pin state is indeterminate until the internal power supply voltage stabilizes.




Figure 1.5.3 CPU Register Status After Reset

Processor Mode

(1) Types of Processor Mode

Three processor modes are available to choose from: single-chip mode, memory expansion mode, and microprocessor mode. Table 1.6.1 shows the features of these processor modes.

Table 1.6.1 Features of Processor Modes

Processor mode	Access space	Pins which are assigned I/O ports
Single-chip mode	SFR, internal RAM, internal ROM	All pins are I/O ports or
		peripheral function I/O pins
Memory expansion mode	SFR, internal RAM, internal ROM,	Some pins serve as bus control pins (Note)
	external area (Note)	
Microprocessor mode	SFR, internal RAM, external area (Note)	Some pins serve as bus control pins (Note)

Note: Refer to "Bus".

(2) Setting Processor Modes

Processor mode is set by using the CNVss pin and the PM01 to PM00 bits in the PM0 register.

Table 1.6.2 shows the processor mode after hardware reset. Table 1.6.3 shows the PM01 to PM00 bits set values and processor modes.

Table 1.6.2 Processor Mode After Hardware Reset

CNVss pin input level	Processor mode	
Vss	Single-chip mode	
Vcc1 (Notes 1, 2)	Microprocessor mode	

Note 1: If the microcomputer is reset in hardware by applying V_{CC1} to the CNV_{SS} pin, the internal ROM cannot be accessed regardless of PM01 to PM00 bits.

Note 2: The multiplexed bus cannot be assigned to the entire \overline{CS} space.


Table 1.6.3 PM01 to PM00 Bits Set Values and Processor Modes

PM01 to PM 00 bits	Processor mode		
002	Single-chip mode		
012	Memory expansion mode		
102	Must not be set		
112	Microprocessor mode		

Rewriting the PM01 to PM00 bits places the microcomputer in the corresponding processor mode regardless of whether the input level on the CNVss pin is "H" or "L". Note, however, that the PM01 to PM00 bits cannot be rewritten to "012" (memory expansion mode) or "112" (microprocessor mode) at the same time the PM07 to PM02 bits are rewritten. Note also that these bits cannot be rewritten to enter microprocessor mode in the internal ROM, nor can they be rewritten to exit microprocessor mode in areas overlapping the internal ROM.


If the microcomputer is reset in hardware by applying V_{CC1} to the CNV_{SS} pin (hardware reset), the internal ROM cannot be accessed regardless of PM01 to PM00 bits.

Figures 1.6.1 and 1.6.2 show the processor mode related registers. Figure 1.6.3 shows the memory map in single-chip mode. Figures 1.6.4 to 1.6.7 show the memory map and \overline{CS} area in memory expansion mode and microprocessor mode.



- Note 1: Write to this register after setting the PRC1 bit in the PRCR register to "1" (write enable).
- Note 2: The PM01 to PM00 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset.
- Note 3: Effective when the PM01 to PM00 bits are set to "012" (memory expansion mode) or "112" (microprocessor mode).
- Note 4: To set the PM01 to PM00 bits are "012" and the PM05 to PM04 bits are "112" (multiplexed bus assigned to the entire $\overline{\text{CS}}$ space), apply an "H" signal to the BYTE pin (external data bus is 8-bit width). While the CNVss pin is held "H" (Vcc1), do not rewrite the PM05 to PM04 bits to "112" after reset. If the PM05 to PM04 bits are set to "112" during memory expansion mode, P31 to P37 and P40 to P43 become I/O ports, in which case the accessible area for each $\overline{\text{CS}}$ is 256 bytes.

Figure 1.6.1 PM0 Register



- Note 1: Write to this register after setting the PRC1 bit in the PRCR register to "1" (write enable).
- Note 2: For the mask ROM version, this bit must be set to "0". For the flash memory version, the PM10 bit also controls block A by enabling or disabling it. However, the PM10 bit is automatically set to "1" when the FMR01 bit in the FMR0 register is "1" (CPU rewrite mode).
- Note 3: Effective when the PM01 to PM00 bits are set to "012" (memory expansion mode) or "112" (microprocessor mode).
- Note 4: The PM12 bit is set to "1" by writing a "1" in a program. (Writing a "0" has no effect.)
- Note 5: Be sure to set this bit to "0" except for products with internal ROM area over 192 Kbytes. The PM13 bit is automatically set to "1" when the FMR01 bit in the FMR0 register is "1" (CPU rewrite mode).
- Note 6: When the PM17 bit is set to "1" (with wait state), one wait state is inserted when accessing the internal RAM, internal ROM, or an external area.
 - If the CSiW bit (i = 0 to 3) in the CSR register is "0" (with wait state), the \overline{CS} area is always accessed with one or more wait states regardless of whether the PM17 bit is set or not.
 - Where the RDY signal is used or multiplexed bus is used, set the CSiW bit to "0" (with wait state).

Figure 1.6.2 PM1 Register




Figure 1.6.3 Memory Map in Single-chip Mode




Figure 1.6.4 Memory Map and CS Area in Memory Expansion Mode and Microprocessor Mode (1)




Figure 1.6.5 Memory Map and CS Area in Memory Expansion Mode and Microprocessor Mode (2)




Figure 1.6.6 Memory Map and CS Area in Memory Expansion Mode and Microprocessor Mode (3)




Figure 1.6.7 Memory Map and CS Area in Memory Expansion Mode and Microprocessor Mode (4)

This document is under development and its contents are subject to change.

M16C/6N4 Group Bus

Bus

During memory expansion or microprocessor mode, some pins serve as the bus control pins to perform data input/output to and from external devices. These bus control pins include A_0 to A_{19} , D_0 to D_{15} , $\overline{CS_0}$ to $\overline{CS_3}$, \overline{RD} , $\overline{WRL/WR}$, $\overline{WRH/BHE}$, \overline{ALE} , \overline{RDY} , \overline{HOLD} , \overline{HLDA} and \overline{BCLK} .

Bus Mode

The bus mode, either multiplexed or separate, can be selected using the PM05 to PM04 bits in the PM0 register.

Separate Bus

In this bus mode, data and address are separate.

Multiplexed Bus

In this bus mode, data and address are multiplexed.

- When the input level on BYTE pin is high (8-bit data bus)
 - Do to D7 and Ao to A7 are multiplexed.
- When the input level on BYTE pin is low (16-bit data bus)
 - Do to D7 and A1 to A8 are multiplexed. D8 to D15 are not multiplexed. Do not use D8 to D15.
 - External buses connecting to a multiplexed bus are allocated to only the even addresses of the microcomputer. Odd addresses cannot be accessed.

Bus Control

The following describes the signals needed for accessing external devices and the functionality of software wait.

(1) Address Bus

The address bus consists of 20 lines, A_0 to A_{19} . The address bus width can be chosen to be 12, 16 or 20 bits by using the PM06 bit in the PM0 register and the PM11 bit in the PM1 register. Table 1.7.1 shows the PM06 and PM11 bits set values and address bus widths.

When processor mode is changed from singlechip mode to memory expansion mode, the address bus is indeterminate until any external area is accessed.

Table 1.7.1 PM06 and PM11 Bits Set Value and Address Bus Width

Set value (Note)	Pin function	Address bus width	
PM11 = 1	P34 to P37	12 bits	
PM06 = 1	P4o to P43		
PM11 = 0	A ₁₂ to A ₁₅	16 bits	
PM06 = 1	P4 ₀ to P4 ₃		
PM11 = 0	A ₁₂ to A ₁₅	20 bits	
PM06 = 0	A ₁₆ to A ₁₉		

Note: No values other than those shown above can be set.

(2) Data Bus

When input on the BYTE pin is high (data bus is an 8-bit width), 8 lines D_0 to D_7 comprise the data bus; when input on the BYTE pin is low (data bus is a 16-bit width), 16 lines D_0 to D_{15} comprise the data bus. Do not change the input level on the BYTE pin while in operation.


(3) Chip Select Signal

The chip select (hereafter referred to as the $\overline{CS_i}$) signals are output from the $\overline{CS_i}$ (i = 0 to 3) pins. These pins can be chosen to function as I/O ports or as \overline{CS} by using the CSi bit in the CSR register.

Figure 1.7.1 shows the CSR register.

During 1 Mbyte mode, the external area can be separated into up to 4 by the $\overline{\text{CS}_i}$ signal which is output from the $\overline{\text{CS}_i}$ pin.

Figure 1.7.2 shows the example of address bus and $\overline{CS_i}$ signal output in 1 Mbyte mode.



Note 1: Where the $\overline{\text{RDY}}$ signal is used in the area indicated by $\overline{\text{CS}_i}$ (i = 0 to 3) or the multiplexed bus is used, set the CSiW bit to "0" (Wait state).

Note 2: If the PM17 bit in the PM1 register is set to "1" (with wait state), the external area indicated by $\overline{\text{CS}_0}$ to $\overline{\text{CS}_3}$ is always accessed with one wait state even when the CSiW bit is "1" (without wait state).

Note 3: When the CSiW bit is "0" (with wait state), the number of wait states (in terms of clock cycles) can be selected using the CSEi1W to CSEi0W bits in the CSE register.

Figure 1.7.1 CSR Register

Example 2 To access the external area indicated by $\overline{CS_i}$ in the next cycle To access the internal ROM or internal RAM in the next cycle after accessing the external area indicated by CSi. after accessing the external area indicated by $\overline{\text{CS}}_{\text{i.}}$ The address bus and the chip select signal both change state The chip select signal changes state but the address bus between these two cycles. does not change state. Access to the external Access to the external Access to the external Access to the internal area indicated by CSi area indicated by $\overline{CS_j}$ area indicated by CSi ROM or internal RAM **BCLK BCLK** Read signal Read signal Data bus Data bus Data Data Address bus Address Address bus Address Address CSi CSi CSj Example 3 Example 4 Not to access any area (nor instruction prefetch generated) To access the external area indicated by $\overline{\text{CS}_i}$ in the next cycle after accessing the external area indicated by the same CSi in the next cycle after accessing the external area indicated The address bus changes state but the chip select signal Neither the address bus nor the chip select signal changes does not change state. state between these two cycles. Access to the same Access to the external Access to the external No access area indicated by CSi area indicated by CS external area **BCLK BCLK** Read signal Read signal Data Data bus (Data Data Data bus Address Address Address bus Address bus Address CSi CSi

Note: These examples show the address bus and chip select signal when accessing areas in two successive cycles. The chip select bus cycle may be extended more than two cycles depending on a combination of these examples.

Shown above is the case where separate bus is selected and the area is accessed for read without wait states. i = 0 to 3, j = 0 to 3 (not including i, however)

Figure 1.7.2 Example of Address Bus and CSi Signal Output in 1 Mbyte Mode

(4) Read and Write Signals

When the data bus is 16-bit width, the read and write signals can be chosen to be a combination of \overline{RD} , \overline{WR} and \overline{BHE} or a combination of \overline{RD} , \overline{WRL} and \overline{WRH} by using the PM02 bit in the PM0 register. When the data bus is 8-bit width, use a combination of \overline{RD} , \overline{WR} and \overline{BHE} .

Table 1.7.2 shows the operation of \overline{RD} , \overline{WRL} , and \overline{WRH} signals. Table 1.7.3 shows the operation of \overline{RD} , \overline{WR} , and \overline{BHE} signals.

Table 1.7.2 Operation of RD, WRL and WRH Signals

Data bus width	RD	WRL	WRH	Status of external data bus
16 bits	L	Н	Н	Read data
(BYTE pin	Н	L	Н	Write 1 byte of data to an even address
input = L)	Н	Н	L	Write 1 byte of data to an odd address
	Н	L	L	Write data to both even and odd addresses

Table 1.7.3 Operation of RD, WR and BHE Signals

Data bus width	RD	WR	BHE	A 0	Status of external data bus	
16 bits	Н	L	L	Н	Write 1 byte of data to an odd address	
(BYTE pin	L	Н	L	Н	Read 1 byte of data from an odd address	
input = L)	Н	L	Н	L	Write 1 byte of data to an even address	
	L	Н	Н	L	Read 1 byte of data from an even address	
	Η	L	L	L	Write data to both even and odd addresses	
	L	Н	L	L	Read data from both even and odd addresses	
8 bits	Н	L	- (Note)	H to L	Write 1 byte of data	
(BYTE pin input = H)	L	Н	- (Note)	H to L	Read 1 byte of data	

Note: Do not use.

(5) ALE Signal

The ALE signal latches the address when accessing the multiplexed bus space. Latch the address when the ALE signal falls. Figure 1.7.3 shows the ALE signal, address bus and data bus.




Figure 1.7.3 ALE Signal, Address Bus, Data Bus

(6) The RDY Signal

This signal is provided for accessing external devices which need to be accessed at low speed. If input on the \overline{RDY} pin is asserted low at the last falling edge of BCLK of the bus cycle, one wait state is inserted in the bus cycle. While in a wait state, the following signals retain the state in which they were when the \overline{RDY} signal was acknowledged.

Ao to A₁₉, D₀ to D₁₅, $\overline{\text{CS}_0}$ to $\overline{\text{CS}_3}$, $\overline{\text{RD}}$, $\overline{\text{WRL}}$, $\overline{\text{WRH}}$, $\overline{\text{WR}}$, $\overline{\text{BHE}}$, ALE, $\overline{\text{HLDA}}$

Then, when the input on the \overline{RDY} pin is detected high at the falling edge of BCLK, the remaining bus cycle is executed. Figure 1.7.4 shows example in which the wait state was inserted into the read cycle by the \overline{RDY} signal. To use the \overline{RDY} signal, set the corresponding bit (CS3W to CS0W bits) in the CSR register to "0" (with wait state). When not using the \overline{RDY} signal, process the \overline{RDY} pin as an unused pin.




Figure 1.7.4 Example in which Wait State was Inserted into Read Cycle by RDY Signal

(7) HOLD Signal

This signal is used to transfer control of the bus from CPU or DMAC to an external circuit. When the input on \overline{HOLD} pin is pulled low, the microcomputer is placed in a hold state after the bus access then in process finishes. The microcomputer remains in a hold state while the \overline{HOLD} pin is held low, during which time the \overline{HLDA} pin outputs a low-level signal.

Table 1.7.4 shows the microcomputer status in the hold state.

Bus-using priorities are given to HOLD, DMAC, and CPU in order of decreasing precedence (refer to "Figure 1.7.5 Bus-using Priorities"). However, if the CPU is accessing an odd address in word units, the DMAC cannot gain control of the bus during two separate accesses.

HOLD > DMAC > CPU

Figure 1.7.5 Bus-using Priorities

Table 1.7.4 Microcomputer Status in Hold State

Item		Status		
BCLK		Output		
Ao to A ₁₉ , D ₀ to D ₁₅ , $\overline{\text{CS}_0}$ to $\overline{\text{CS}_3}$, $\overline{\text{RL}}$	O, WRL, WRH, WR, BHE	High-impedance		
I/O ports	P0, P1, P3, P4 (Note 1)	High-impedance		
	P6 to P10	Maintains status when hold signal is received		
HLDA		Output "L"		
Internal peripheral circuits		ON (but watchdog timer stops (Note 2))		
ALE signal		Undefined		

Note 1: When I/O port function is selected.

Note 2: The watchdog timer does not stop when the PM22 bit in the PM2 register is set to "1" (the count source for the watchdog timer is the ring oscillator clock).

(8) BCLK Output

If the PM07 bit in the PM0 register is set to "0" (output enable), a clock with the same frequency as that of the CPU clock is output as BCLK from the BCLK pin. Refer to "CPU Clock and Peripheral Function Clock".

Table 1.7.5 shows the pin functions for each processor mode.

Table 1.7.5 Pin Functions for Each Processor Mode

Processor mode Memory expansion mode or microprocessor mode Memory expansion mode or microprocessor mode PM05 to PM04 bits 002 (separate bus) 102 (CS2 is for multiplexed bus and others are for separate bus) 102 (CS1 is for multiplexed bus and others are for separate bus) Data bus width 8 bits 16 bits 8 bits 16 bits 8 bits 16 bits 8 bits 17 unultiplexed bus and others are for separate bus) PM05 to PM04 bits 112 (multiplexed bus and others are for separate bus) Note 112 (multiplexed bus and others are for separate bus) 113 unultiplexed bus and others are for separate bus and others ar	exed bus re space) e 1)							
BYTE pin "H" "L" "H" "L" "F								
	"							
P0 ₀ to P0 ₇ D ₀ to D ₇ D ₀ to D ₇ (Note 4) I/O ports								
P1o to P17								
P2o Ao Ao/Do (Note 2) Ao Ao/Do								
P21 to P27 A1 to A7 A1 to A7/D1 to D7 A1 to A7/D0 to D6 A1 to A7/I	D ₁ to D ₇							
(Note 2) (Note 2)								
P3 ₀ A ₈ A ₈ /D ₇ (Note 2) A ₈								
P3 ₁ to P3 ₃ A ₉ to A ₁₁ I/O ports								
P3 ₄ to P3 ₇ PM11 = 0 A ₁₂ to A ₁₅ I/O ports								
PM11 = 1 I/O ports								
P4 ₀ to P4 ₃ PM06 = 0 A ₁₆ to A ₁₉ I/O ports								
PM06 = 1 I/O ports								
P4 ₄ CS0 = 0 I/O ports	I/O ports							
$CS0 = 1$ $\overline{CS_0}$								
P4 ₅ CS1 = 0 I/O ports								
$CS1 = 1$ $\overline{CS_1}$	CS 1							
P46 CS2 = 0 I/O ports								
$CS2 = 1$ $\overline{CS_2}$								
P4 ₇ CS3 = 0 I/O ports								
$CS3 = 1$ \overline{CS}_3								
P5 ₀ PM02 = 0 WR								
PM02 = 1 - (Note 3) WRL - (Note 3) WRL - (Note 3)	3)							
P5 ₁ PM02 = 0 BHE								
PM02 = 1 - (Note 3) WRH - (Note 3) WRH - (Note 3)	3)							
P5 ₂ RD	RD							
P5 ₃ BCLK	BCLK							
P5 ₄ HLDA	HLDA							
P5₅ HOLD	HOLD							
P5 ₆ ALE	ALE							
P57 RDY	RDY							

I/O ports: Function as I/O ports or peripheral function I/O pins.

- Note 1: For setting the PM01 to PM00 bits to "012" (memory expansion mode) and the PM05 to PM04 bits to "112" (multiplexed bus assigned to the entire \overline{CS} space), apply "H" to the BYTE pin (external data bus is an 8-bit width). While the CNVss pin is held "H" (Vcc1), do not rewrite the PM05 to PM04 bits to "112" after reset. If the PM05 to PM04 bits are set to "112" during memory expansion mode, P31 to P37 and P40 to P43 become I/O ports, in which case the accessible area for each \overline{CS} is 256 bytes.
- Note 2: In separate bus mode, these pins serve as the address bus.
- Note 3: If the data bus is 8-bit width, make sure the PM02 bit is set to "0" (RD, BHE, WR).
- Note 4: When accessing the area that uses a multiplexed bus, these pins output an indeterminate value during a write.

(9) External Bus Status When Internal Area Accessed

Table 1.7.6 shows the external bus status when the internal area is accessed.

Table 1.7.6 External Bus Status When Internal Area Accessed

Item		SFR accessed	Internal ROM, internal RAM accessed	
A ₀ to A ₁₉		Address output	Maintain status before accessed address	
			of external area or SFR	
Do to D ₁₅	When read	High-impedance	High-impedance	
	When write	Output data	Undefined	
RD, WR, W	/RL, WRH	RD, WR, WRL, WRH output	Output "H"	
BHE		BHE output	Maintain status before accessed status of	
			external area or SFR	
CS₀ to CS₃		Output "H"	Output "H"	
ALE		Output "L"	Output "L"	

(10) Software Wait

Software wait states can be inserted by using the PM17 bit in the PM1 register, the CS0W to CS3W bits in the CSR register, and the CSE register. The SFR area is unaffected by these control bits. This area is always accessed in 2 BCLK or 3 BCLK cycles as determined by the PM20 bit in the PM2 register. Refer to "Table 1.7.7 Bit and Bus Cycle Related to Software Wait" for details.

To use the RDY signal, set the corresponding CS3W to CS0W bit to "0" (with wait state). Figure 1.7.6 shows the CSE register. Table 1.7.7 shows the software wait related bits and bus cycles. Figures 1.7.7 and 1.7.8 show the typical bus timings using software wait.




Figure 1.7.6 CSE Register

Table 1.7.7 Software Wait Related Bits and Bus Cycles

Area	Bus mode	PM2 Register PM20 bit	PM1 Register PM17 bit	CSR register CS3W bit (Note 1) CS2W bit (Note 1) CS1W bit (Note 1) CS0W bit (Note 1)	CSE register CS31W to CS30W bits CS21W to CS20W bits CS11W to CS10W bits CS01W to CS00W bits	Software wait	Bus cycle
SFR	_	0	_	_	_	_	2 BCLK cycles (Note 4)
	_	1	_	-	_	ı	3 BCLK cycles (Note 4)
Internal	-	1	0	ı	-	No wait	1 BCLK cycle (Note 3)
ROM, RAM	_	_	1	_	_	1 wait	2 BCLK cycles
External	Separate	_	0	1	002	No wait	1 BCLK cycle (read)
area	bus						2 BCLK cycles (write)
		-	_	0	002	1 wait	2 BCLK cycles (Note 3)
		_	_	0	012	2 waits	3 BCLK cycles
		_	_	0	102	3 waits	4 BCLK cycles
		1	1	1	002	1 wait	2 BCLK cycles
	Multiplexed	1	_	0	002	1 wait	3 BCLK cycles
	bus	_		0	012	2 waits	3 BCLK cycles
	(Note 2)	_	_	0	102	3 waits	4 BCLK cycles
		_	1	0	002	1 wait	3 BCLK cycles

Note 1: To use the RDY signal, set this bit to "0".

Note 4: When the selected CPU clock source is the PLL clock, the number of wait cycles can be altered by the PM20 bit in the PM2 register. When using a 16 MHz or higher PLL clock, be sure to set the PM20 bit to "0" (2 wait cycles).

Note 2: To access in multiplexed bus mode, set the corresponding bit of CS0W to CS3W to "0" (with wait state).

Note 3: After reset, the PM17 bit is set to "0" (without wait state), all of the CS0W to CS3W bits are set to "0" (with wait state), and the CSE register is set to "0016" (one wait state for $\overline{CS_0}$ to $\overline{CS_3}$). Therefore, the internal RAM and internal ROM are accessed with no wait state, and all external areas are accessed with one wait state.




Figure 1.7.7 Typical Bus Timings Using Software Wait (1)




Figure 1.7.8 Typical Bus Timings Using Software Wait (2)

Clock Generation Circuit

The clock generation circuit contains four oscillator circuits as follows:

- (1) Main clock oscillation circuit
- (2) Sub clock oscillation circuit
- (3) Ring oscillator
- (4) PLL frequency synthesizer

Table 1.8.1 lists the clock generation circuit specifications. Figure 1.8.1 shows the clock generation circuit. Figures 1.8.2 to 1.8.8 show the clock-related registers.

Table 1.8.1 Clock Generation Circuit Specifications

Item	Main clock oscillation circuit	Sub clock oscillation circuit	Ring oscillator	PLL frequency synthesizer
Use of clock	CPU clock source Peripheral function clock source	CPU clock source Timer A, B's clock source	CPU clock source Peripheral function clock source CPU and peripheral function clock sources when the main clock stops oscillating	CPU clock source Peripheral function clock source
Clock frequency	0 to 16 MHz	32.768 kHz	About 1 MHz	20 MHz
Usable oscillator	Ceramic oscillator Crystal oscillator	•Crystal oscillator	-	-
Pins to connect oscillator	,	Xcin, Xcout	-	-
Oscillation stop and re-oscillation detection function	Present	Present	Present	Present
Oscillation status after reset	Oscillating	Stopped	Stopped	Stopped
Other	Externally derived clo	ock can be input	-	-






Figure 1.8.1 Clock Generation Circuit



- Note 1: Write to this register after setting the PRC0 bit of PRCR register to "1" (write enable).
- Note 2: The fc32 clock does not stop. During low speed or low power dissipation mode, do not set this bit to "1" (peripheral clock turned off when in wait mode).
- Note 3: The CM03 bit is set to "1" (high) when the CM04 bit is set to "0" (I/O port) or the microcomputer goes to stop mode.
- Note 4: To use a sub clock, set this bit to "1". Also make sure ports P86 and P87 are directed for input, with no pull-ups.
- Note 5: This bit is provided to stop the main clock when the low power dissipation mode or ring oscillator low power dissipation mode is selected. This bit cannot be used for detection as to whether the main clock stopped or not. To stop the main clock, the following setting is required:
 - (1) Set the CM07 bit to "1" (sub clock select) or the CM21 bit of CM2 register to "1" (ring oscillator select) with the sub clock stably oscillating.
 - (2) Set the CM20 bit of CM2 register to "0" (oscillation stop, re-oscillation detection function disabled).
 - (3) Set the CM05 bit to "1" (stop).
- Note 6: To use the main clock as the clock source for the CPU clock, follow the procedure below.
 - (1) Set the CM05 bit to "0" (oscillate)
 - (2) Wait until td(M-L) elapses or the main clock oscillation stabilizes, whichever is longer.
 - (3) Set the CM11, CM21 and CM07 bits all to "0".
- Note 7: When the CM21 bit = 0 (ring oscillator turned off) and the CM05 bit = 1 (main clock turned off), the CM06 bit is fixed to "1" (divide-by-8 mode) and the CM15 bit is fixed to "1" (drive capability High).
- Note 8: During external clock input, only the clock oscillation buffer is turned off and clock input is accepted if the sub clock is not selected as a CPU clock.
- Note 9: When CM05 bit is set to "1", the XOUT pin goes "H". Furthermore, because the internal feedback resistor remains connected, the XIN pin is pulled "H" to the same level as XOUT via the feedback resistor.
- Note 10: When entering stop mode from high- or middle-speed mode, ring oscillator mode or ring oscillator low power mode, the CM06 bit is set to "1" (divide-by-8 mode).
- Note 11: After setting the CM04 bit to "1" (XCIN-XCOUT oscillator function), wait until the sub clock oscillates stably before switching the CM07 bit from "0" to "1" (sub clock).
- Note 12: To return from ring oscillator mode to high-speed or middle-speed mode, set the CM06 and CM15 bits both to "1".

Figure 1.8.2 CM0 Register



- Note 1: Write to this register after setting the PRC0 bit of PRCR register to "1" (write enable)
- Note 2: If the CM10 bit is "1" (stop mode), XOUT goes "H" and the internal feedback resistor is disconnected.

 The XCIN and XCOUT pins are placed in the high-impedance state. When the CM11 bit is set to "1" (PLL clock), or the CM20 bit of CM2 register is set to "1" (oscillation stop, re-oscillation detection function enabled), do not set the CM10 bit to "1".
- Note 3: When the PM22 bit of PM2 register is set to "1" (watchdog timer count source is ring oscillator clock), writing to the CM10 bit has no effect.
- Note 4: Effective when CM07 bit is "0" and CM21 bit is "0".
- Note 5: After setting the PL07 bit in PLC0 register to "1" (PLL operation), wait until tsu(PLL) elapses before setting the CM11 bit to "1" (PLL clock).
- Note 6: When entering stop mode from high- or middle-speed mode, or when the CM05 bit is set to "1" (main clock turned off) in low-speed mode, the CM15 bit is set to "1" (drive capability high).
- Note 7: Effective when the CM06 bit is "0" (CM16 and CM17 bits enabled).

Figure 1.8.3 CM1 Register

Oscillation stop detection register (Note 1) Symbol Address After reset 0 0 CM₂ 000C16 0X00X0002 (Note 2) Bit symbol Bit name Function RW 0: Oscillation stop, re-oscillation Oscillation stop, re-oscillation detection function disabled detection enable bit CM20 RW Oscillation stop, re-oscillation (Notes 2, 3, 4) detection function enabled 0 : Main clock or PLL clock System clock select bit 2 (Ring oscillator turned off) CM21 RW (Notes 2, 5, 6, 7, 8, 11) Ring oscillator clock (Ring oscillator oscillating) 0: Main clock stop, re-oscillation not detected Oscillation stop, re-oscillation CM22 RW Main clock stop, re-oscillation detection flag (Note 9) detected 0: Main clock oscillating CM23 XIN monitor flag (Note 10) RO 1: Main clock turned off Set to "0" Reserved bit RW (b5-b4) Nothing is assigned. When write, set to "0". (b6) When read, its content is indeterminate. 0 : Oscillation stop detection reset Operation select bit (behavior if oscillation stop, 1 : Oscillation stop, re-oscillation RW CM27 detection interrupt re-oscillation is detected)

- Note 1: Write to this register after setting the PRC0 bit of PRCR register to "1" (write enable).
- Note 2: The CM20, CM21 and CM27 bits do not change at oscillation stop detection reset.
- Note 3: Set the CM20 bit to "0" (disable) before entering stop mode. After exiting stop mode, set the CM20 bit back to "1" (enable).
- Note 4: Set the CM20 bit to "0" (disable) before setting the CM05 bit of CM0 register
- Note 5: When the CM20 bit is "1" (oscillation stop, re-oscillation detection function enabled), the CM27 bit is "1" (oscillation stop, re-oscillation detection interrupt), and the CPU clock source is the main clock, the CM21 bit is set to "1" (ring oscillator clock) if the main clock stop is detected.
- Note 6: If the CM20 bit is "1" and the CM23 bit is "1" (main clock turned off), do not set the CM21 bit to "0".
- Note 7: Effective when the CM07 bit of CM0 register is "0".
- Note 8: Where the CM20 bit is "1" (oscillation stop, re-oscillation detection function enabled), the CM27 bit is "1" (oscillation stop, re-oscillation detection interrupt), and the CM11 bit is "1" (the CPU clock source is PLL clock), the CM21 bit remains unchanged even when main clock stop is detected. If the CM22 bit is "0" under these conditions, oscillation stop, re-oscillation detection interrupt generate at main clock stop detection; it is, therefore, necessary to set the CM21 bit to "1" (ring oscillator clock) inside the interrupt routine.
- Note 9: This bit is set to "1" when the main clock is detected to have stopped and when the main clock is detected to have restarted oscillating. When this bit changes state from "0" to "1", an oscillation stop, re-oscillation detection interrupt request is generated. Use this bit in an interrupt routine to discriminate the causes of interrupts between the oscillation stop, re-oscillation detection interrupt and the watchdog timer interrupt. This bit is set to "0" by writing "0" in a program. (Writing "1" has no effect. Nor is it set to "0" by an oscillation stop, re-oscillation detection interrupt request acknowledged.)

 If an oscillation stop or a re-oscillation is detected when the CM22 bit = 1, no oscillation stop and re-oscillation
 - If an oscillation stop or a re-oscillation is detected when the CM22 bit = 1, no oscillation stop and re-oscillation detection interrupt requests are generated.
- Note 10: Read the CM23 bit in an oscillation stop, re-oscillation detection interrupt handling routine to determine the main clock status.
- Note 11: When the CM21 bit = 0 (ring oscillator turned off) and the CM05 bit = 1 (main clock turned off), the CM06 bit is fixed to "1" (divide-by-8 mode) and the CM15 bit is fixed to "1" (drive capability High).

Figure 1.8.4 CM2 Register




Figure 1.8.5 PCLKR Register






Figure 1.8.6 CCLKR Register

Note 2: Configuration of this register can be done only when the Reset bit of COCTLR, C1CTLR registers = 1 (Reset/Initialization mode).



- Note 1: Write to this register after setting the PRC1 bit of PRCR register to "1" (write enable).
- Note 2: This bit can only be rewritten while the PLC07 bit is "0" (PLL turned off). Also, to select a 16 MHz or higher PLL clock, set this bit to "0" (2 waits). Note that if the clock source for the CPU clock is to be changed from the PLL clock to another, the PLC07 bit must be set to "0" before setting the PM20 bit.
- Note 3: Once this bit is set to "1", it cannot be set to "0" in a program.
- Note 4: Setting the PM22 bit to "1" results in the following conditions:
 - The ring oscillator starts oscillating, and the ring oscillator clock becomes the watchdog timer count source.
 - The CM10 bit of CM1 register is disabled against write. (Writing a "1" has no effect, nor is stop mode entered.)
 - The watchdog timer does not stop when in wait mode or hold state.

Figure 1.8.7 PM2 Register



Note 1: Write to this register after setting the PRC0 bit of PRCR register to "1" (write enable).

Note 3: Before setting this bit to "1", set the CM07 bit to "0" (main clock), set the CM17 to CM16 bits to "002" (main clock undivided mode), and set the CM06 bit to "0" (CM16 and CM17 bits enable).

Figure 1.8.8 PLC0 Register

Note 2: These three bits can only be modified when the PLC07 bit = 0 (PLL turned off). The value once written to this bit cannot be modified.

The following describes the clocks generated by the clock generation circuit.

(1) Main Clock

This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillator circuit is configured by connecting a resonator between the X_{IN} and X_{OUT} pins. The main clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillator circuit may also be configured by feeding an externally generated clock to the X_{IN} pin. Figure 1.8.9 shows the examples of main clock connection circuit.

After reset, the main clock divided by 8 is selected for the CPU clock.

The power consumption in the chip can be reduced by setting the CM05 bit of CM0 register to "1" (main clock oscillator circuit turned off) after switching the clock source for the CPU clock to a sub clock or ring oscillator clock. In this case, Xout goes "H". Furthermore, because the internal feedback resistor remains on, Xin is pulled "H" to Xout via the feedback resistor. Note, that if an externally generated clock is fed into the Xin pin, the main clock cannot be turned off by setting the CM05 bit to "1" unless the sub clock is selected as a CPU clock. If necessary, use an external circuit to turn off the clock.

During stop mode, all clocks including the main clock are turned off. Refer to "power control".




Figure 1.8.9 Examples of Main Clock Connection Circuit

(2) Sub Clock

The sub clock is generated by the sub clock oscillation circuit. This clock is used as the clock source for the CPU clock, as well as the timer A and timer B count sources. In addition, an fc clock with the same frequency as that of the sub clock can be output from the CLKout pin.

The sub clock oscillator circuit is configured by connecting a crystal resonator between the Xcin and Xcout pins. The sub clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The sub clock oscillator circuit may also be configured by feeding an externally generated clock to the Xcin pin. Figure 1.8.10 shows the examples of sub clock connection circuit.

After reset, the sub clock is turned off. At this time, the feedback resistor is disconnected from the oscillator circuit.

To use the sub clock for the CPU clock, set the CM07 bit of CM0 register to "1" (sub clock) after the sub clock becomes oscillating stably.

During stop mode, all clocks including the sub clock are turned off. Refer to "power control".




Figure 1.8.10 Examples of Sub Clock Connection Circuit

(3) Ring Oscillator Clock

This clock, approximately 1 MHz, is supplied by a ring oscillator. This clock is used as the clock source for the CPU and peripheral function clocks. In addition, if the PM22 bit of PM2 register is "1" (ring oscillator clock for the watchdog timer count source), this clock is used as the count source for the watchdog timer (refer to "Watchdog Timer • Count source protective mode").

After reset, the ring oscillator is turned off. It is turned on by setting the CM21 bit of CM2 register to "1" (ring oscillator clock), and is used as the clock source for the CPU and peripheral function clocks, in place of the main clock. If the main clock stops oscillating when the CM20 bit of CM2 register is "1" (oscillation stop, re-oscillation detection function enabled) and the CM27 bit is "1" (oscillation stop, re-oscillation detection interrupt), the ring oscillator automatically starts operating, supplying the necessary clock for the microcomputer.

(4) PLL Clock

The PLL clock is generated by a PLL frequency synthesizer. This clock is used as the clock source for the CPU and peripheral function clocks. After reset, the PLL clock is turned off. The PLL frequency synthesizer is activated by setting the PLC07 bit to "1" (PLL operation). When the PLL clock is used as the clock source for the CPU clock, wait a fixed period of t_{su}(PLL) for the PLL clock to be stable, and then set the CM11 bit in the CM1 register to "1".

Before entering wait mode or stop mode, be sure to set the CM11 bit to "0" (CPU clock source is the main clock). Furthermore, before entering stop mode, be sure to set the PLC07 bit in the PLC0 register to "0" (PLL stops). Figure 1.8.11 shows the procedure for using the PLL clock as the clock source for the CPU. The PLL clock frequency is determined by the equation below.

Figure 1.8.11 shows the procedure for using the PLL clock as the clock source for the CPU.

The PLL clock frequency is determined by the equation below.

PLL clock frequency = $f(X_{IN}) \times (multiplying factor set by the PLC02 to PLC00 bits of the PLC0 register)$ (However, PLL clock frequency = 20 MHz)

The PLC02 to PLC00 bits can be set only once after reset. Table 1.8.2 shows the example for setting PLL clock frequencies.

Table 1.8.2 Example for Setting PLL Clock Frequencies

X _{IN} (MHz)	PLC02	PLC01	PLC00		PLL clock (MHz) (Note)
10	0	0	1	2	20
5	0	1	0	4	20

Note: PLL clock frequency = 20 MHz




Figure 1.8.11 Procedure to Use PLL Clock as CPU Clock Source

CPU Clock and Peripheral Function Clock

There are existing two type clocks: The CPU clock to operate the CPU and the peripheral function clocks to operate the peripheral functions.

(1) CPU Clock and BCLK

These are operating clocks for the CPU and watchdog timer.

The clock source for the CPU clock can be chosen to be the main clock, sub clock, ring oscillator clock or the PLL clock.

If the main clock or ring oscillator clock is selected as the clock source for the CPU clock, the selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit of CM0 register and the CM17 to CM16 bits of CM1 register to select the divide-by-n value.

When the PLL clock is selected as the clock source for the CPU clock, the CM06 bit should be set to "0" and the CM17 to CM16 bits to "002" (undivided).

After reset, the main clock divided by 8 provides the CPU clock.

low-speed mode, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode).

During memory expansion or microprocessor mode, a BCLK signal with the same frequency as the CPU clock can be output from the BCLK pin by setting the PM07 bit of PM0 register to "0" (output enabled). Note that when entering stop mode from high- or middle-speed mode, ring oscillator mode or ring oscillator low power dissipation mode, or when the CM05 bit of CM0 register is set to "1" (main clock turned off) in

(2) Peripheral Function Clock (f1, f2, f8, f32, f1sio, f2sio, f8sio, f32sio, fAD, fcAN0, fcAN1, fc32)

These are operating clocks for the peripheral functions.

Two of these, f_i (i = 1, 2, 8, 32) and f_{ISIO} are derived from the main clock, PLL clock or ring oscillator clock by dividing them by i. The clock f_i is used for timers A and B, and f_{ISIO} is used for serial I/O. The f_8 and f_{32} clocks can be output from the CLK_{OUT} pin.

The fab clock is produced from the main clock, PLL clock or ring oscillator clock, and is used for the A-D converter.

The f_{CANi} (i = 0, 1) clock is derived from the main clock, PLL clock or ring oscillator clock by dividing them by 1 (undivided), 2, 4, 8 or 16, and is used for the CAN module.

When the WAIT instruction is executed after setting the CM02 bit of CM0 register to "1" (peripheral function clock turned off during wait mode), or when the microcomputer is in low power dissipation mode, the f_i, f_{isio}, f_{AD}, f_{CAN0} and f_{CAN1} clocks are turned off (Note).

The f_{C32} clock is derived from the sub clock, and is used for timers A and B. This clock can be used when the sub clock is activated.

Note: fcano and fcan1 clocks stop at "H" in CANO, 1 sleep mode.

Clock Output Function

During single-chip mode, the f_8 , f_{32} or f_0 clock can be output from the CLK_{OUT} pin. Use the CM01 to CM00 bits of CM0 register to select.



Power Control

There are three power control modes. For convenience' sake, all modes other than wait and stop modes are referred to as normal operation mode here.

(1) Normal Operation Mode

Normal operation mode is further classified into seven sub modes.

In normal operation mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source to which switched must be oscillating stably. If the new clock source is the main clock, sub clock or PLL clock, allow a sufficient wait time in a program until it becomes oscillating stably.

Note that operation modes cannot be changed directly from low speed or low power dissipation mode to ring oscillator or ring oscillator low power dissipation mode. Nor can operation modes be changed directly from ring oscillator or ring oscillator low power dissipation mode to low speed or low power dissipation mode. Where the CPU clock source is changed from the ring oscillator to the main clock, change the operation mode to the medium-speed mode (divide-by-8 mode) after the clock was divided by 8 (the CM06 bit of CM0 register was set to "1") in the ring oscillator mode.

· High-speed Mode

The main clock divided by 1 provides the CPU clock. If the sub clock is activated, fc32 can be used as the count source for timers A and B.

PLL Operation Mode

The main clock multiplied by 2, 4, 6 or 8 provides the PLL clock, and this PLL clock serves as the CPU clock. If the sub clock is activated, fc32 can be used as the count source for timers A and B. PLL operation mode can be entered from high speed mode. If PLL operation mode is to be changed to wait or stop mode, first go to high speed mode before changing.

Medium-speed Mode

The main clock divided by 2, 4, 8 or 16 provides the CPU clock. If the sub clock is activated, fc32 can be used as the count source for timers A and B.

· Low-speed Mode

The sub clock provides the CPU clock. The main clock is used as the clock source for the peripheral function clock when the CM21 bit is set to "0" (ring oscillator turned off), and the ring oscillator clock is used when the CM21 bit is set to "1" (ring oscillator oscillating).

The fc32 clock can be used as the count source for timers A and B.

Low Power Dissipation Mode

In this mode, the main clock is turned off after being placed in low speed mode. The sub clock provides the CPU clock. The fc32 clock can be used as the count source for timers A and B.

Simultaneously when this mode is selected, the CM06 bit of CM0 register becomes "1" (divide-by-8 mode). In the low power dissipation mode, do not change the CM06 bit. Consequently, the medium speed (divide-by-8) mode is to be selected when the main clock is operated next.



· Ring Oscillator Mode

The ring oscillator clock divided by 1 (undivided), 2, 4, 8 or 16 provides the CPU clock. The ring oscillator clock is also the clock source for the peripheral function clocks. If the sub clock is activated, fc32 can be used as the count source for timers A and B.

• Ring Oscillator Low Power Dissipation Mode

The main clock is turned off after being placed in ring oscillator mode. The CPU clock can be selected like in the ring oscillator mode. The ring oscillator clock is the clock source for the peripheral function clocks. If the sub clock is activated, fc32 can be used as the count source for timers A and B. When the operation mode is returned to the high- and medium-speed modes, set the CM06 bit to "1" (divide-by-8 mode).

Table 1.8.3 lists the setting clock related bit and modes

Table 1.8.3 Setting Clock Related Bit and Modes

Ma	dos	CM2 register	CM1 r	egister	CM0 register				
Modes		CM21	CM11	CM17, CM16	CM07	CM06	CM05	CM04	
PLL opera	ation mode	0	1	002	0	0	0	-	
High-spe	ed mode	0	0	002	0	0	0	-	
Medium-	divided by 2	0	0	012	0	0	0	-	
speed	divided by 4	0	0	102	0	0	0	-	
mode	divided by 8	0	0	-	0	1	0	-	
	divided by 16	0	0	112	0	0	0	-	
Low-spe	ed mode	-	-	-	1	-	0	1	
Low pow	Low power		-	-	1	1	1	1	
dissipation	on mode					(Note 1)	(Note 1)		
Ring	divided by 1	1	-	002	0	0	0	-	
oscillator	divided by 2	1	-	012	0	0	0	-	
mode	divided by 4	1	-	102	0	0	0	-	
	divided by 8	1	-	-	0	1	0	-	
	divided by 16	1	-	112	0	0	0	-	
Ring osc low power mode	illator dissipation	1	-	(Note 2)	0	(Note 2)	1	-	

Note 1: When the CM05 bit is set to "1" (main clock turned off) in low-speed mode, the mode goes to low power dissipation mode and CM06 bit is set to "1" (divide-by-8 mode) simultaneously.

Note 2: The divide-by-n value can be selected the same way as in ring oscillator mode.

(2) Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU (because operated by the CPU clock) and the watchdog timer. However, if the PM22 bit of PM2 register is "1" (ring oscillator clock for the watchdog timer count source), the watchdog timer remains active. Because the main clock, sub clock, ring oscillator clock and PLL clock all are on, the peripheral functions using these clocks keep operating.

Peripheral Function Clock Stop Function

If the CM02 bit is "1" (peripheral function clocks turned off during wait mode), the f₁, f₂, f₈, f₃₂, f_{1SIO}, f_{8SIO}, f_{32SIO}, f_{AD}, f_{CANO} and f_{CAN1} clocks are turned off when in wait mode, with the power consumption reduced that much. However, f_{C32} remains on.

Entering Wait Mode

The microcomputer is placed into wait mode by executing the WAIT instruction.

When the CM11 bit = 1 (CPU clock source is the PLL clock), be sure to set the CM11 bit to "0" (CPU clock source is the main clock) before going to wait mode. The power consumption of the chip can be reduced by setting the PLC07 bit to "0" (PLL stops).

Pin Status During Wait Mode

Table 1.8.4 lists the pin status during wait mode.

Table 1.8.4 Pin Status During Wait Mode

Pin		Memory expansion mode Microprocessor mode	Single-chip mode		
Ao to A19,	Do to D ₁₅ ,	Retains status before wait mode	-		
CS₀ to C	S ₃ , BHE				
RD, WR,	WRL, WRH	"H"	-		
HLDA, BCLK		"H"	-		
ALE		"H"	-		
I/O ports		Retains status before wait mode	Retains status before wait mode		
СЬКоит	When fc selected	-	Does not stop		
	When f ₈ , f ₃₂	-	•CM02 bit = 0: Does not stop		
	selected		•CM02 bit = 1: Retains status before		
			wait mode		

Exiting Wait Mode

The microcomputer is moved out of wait mode by a hardware reset, $\overline{\text{NMI}}$ interrupt or peripheral function interrupt.

If the microcomputer is to be moved out of exit wait mode by a hardware reset or $\overline{\text{NMI}}$ interrupt, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "000₂" (interrupts disabled) before executing the WAIT instruction.

The peripheral function interrupts are affected by the CM02 bit. If the CM02 bit is "0" (peripheral function clocks not turned off during wait mode), all peripheral function interrupts can be used to exit wait mode. If the CM02 bit is "1" (peripheral function clocks turned off during wait mode), the peripheral functions using the peripheral function clocks stop operating, so that only the peripheral functions clocked by external signals can be used to exit wait mode.

Table 1.8.5 lists the interrupts to exit wait mode.

Table 1.8.5 Interrupts to Exit Wait Mode

Interrupt	CM02 = 0	CM02 = 1
NMI interrupt	Can be used	Can be used
Serial I/O interrupt	Can be used when operating with	Can be used when operating with
	internal or external clock	external clock
Key input interrupt	Can be used	Can be used
A-D conversion interrupt	Can be used in one-shot mode or	- (Do not use)
	single sweep mode	
Timer A interrupt	Can be used in all modes	Can be used in event counter mode
Timer B interrupt		or when the count source is fc32
INT interrupt	Can be used	Can be used
CAN0/1 Wake-up interrupt	Can be used	Can be used

If the microcomputer is to be moved out of wait mode by a peripheral function interrupt, set up the following before executing the WAIT instruction.

- 1. In the ILVL2 to ILVL0 bits of interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit wait mode.
 - Also, for all of the peripheral function interrupts not used to exit wait mode, set the ILVL2 to ILVL0 bits to "0002" (interrupt disable).
- 2. Set the I flag to "1".
- Enable the peripheral function whose interrupt is to be used to exit wait mode.
 In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt routine is executed.

The CPU clock turned on when exiting wait mode by a peripheral function interrupt is the same CPU clock that was on when the WAIT instruction was executed.

(3) Stop Mode

In stop mode, all oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks. Therefore, the CPU and the peripheral functions clocked by these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to Vcc is VRAM or more, the internal RAM is retained.

However, the peripheral functions clocked by external signals keep operating. The following interrupts can be used to exit stop mode.

- NMI interrupt
- Key interrupt
- INT interrupt
- Timer A, Timer B interrupt (when counting external pulses in event counter mode)
- Serial I/O interrupt (when external clock is selected)
- CAN0/1 Wake-up interrupt

Entering Stop Mode

The microcomputer is placed into stop mode by setting the CM10 bit of CM1 register to "1" (all clocks turned off). At the same time, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode) and the CM15 bit of CM1 register is set to "1" (main clock oscillator circuit drive capability high).

Before entering stop mode, set the CM20 bit to "0" (oscillation stop, re-oscillation detection function disabled).

Also, if the CM11 bit is "1" (PLL clock for the CPU clock source), set the CM11 bit to "0" (main clock for the CPU clock source) and the PLC07 bit to "0" (PLL turned off) before entering stop mode.

• Pin Status During Stop Mode

Table 1.8.6 lists the pin status during stop mode.

Table 1.8.6 Pin Status During Stop Mode

Pin		Memory expansion mode Microprocessor mode	Single-chip mode					
A ₀ to A ₁₉ ,	Do to D ₁₅ ,	Retains status before stop mode	-					
CS₀ to C	S ₃ , BHE							
RD, WR,	WRL, WRH	"H"	-					
HLDA, B	CLK	"H"	-					
ALE		"H"	-					
I/O ports		Retains status before stop mode	Retains status before stop mode					
СЬКоит	When fc selected	-	"H"					
	When f ₈ , f ₃₂	-	Retains status before stop mode					
	selected							

• Exiting Stop Mode

The microcomputer is moved out of stop mode by a hardware reset, $\overline{\text{NMI}}$ interrupt or peripheral function interrupt.

If the microcomputer is to be moved out of stop mode by a hardware reset or $\overline{\text{NMI}}$ interrupt, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "000₂" (interrupts disable) before setting the CM10 bit to "1".

If the microcomputer is to be moved out of stop mode by a peripheral function interrupt, set up the following before setting the CM10 bit to "1".

- 1. In the ILVL2 to ILVL0 bits of interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit stop mode.
 - Also, for all of the peripheral function interrupts not used to exit stop mode, set the ILVL2 to ILVL0 bits to "0002".
- 2. Set the I flag to "1".
- Enable the peripheral function whose interrupt is to be used to exit stop mode.
 In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt service routine is executed.

Which CPU clock will be used after exiting stop mode by a peripheral function or $\overline{\text{NMI}}$ interrupt is determined by the CPU clock that was on when the microcomputer was placed into stop mode as follows:

- If the CPU clock before entering stop mode was derived from the sub clock: sub clock
- If the CPU clock before entering stop mode was derived from the main clock: main clock divide-by-8
- If the CPU clock before entering stop mode was derived from the ring oscillator clock: ring oscillator clock divide-by-8



Figure 1.8.12 shows the state transition from normal operation mode to stop mode and wait mode. Figure 1.8.13 shows the state transition in normal operation mode.

Table 1.8.7 shows a state transition matrix describing allowed transition and setting. The vertical line shows current state and horizontal line show state after transition.




Figure 1.8.12 State Transition to Stop Mode and Wait Mode




Figure 1.8.13 State Transition in Normal Operation Mode

Table 1.8.7 Allowed Transition and Setting

				Ç	State after	r transition	1		
		High-speed mode, middle-speed mode	Low-speed mode (Note 2)	Low power dissipation mode		Ring oscillator mode	Ring oscillator low power dissipation mode	Stop mode	Wait mode
	High-speed mode, Middle-speed mode	(Note 8)	(9) (Note 7)	-	(13) (Note 3)	(15)	-	(16) (Note 1)	(17)
	Low-speed mode (Note 2)	(8)		(11) (Notes 1, 6)	-	_	-	(16) (Note 1)	(17)
	Low power dissipation mode	-	(10)		-	_	-	(16) (Note 1)	(17)
t state	PLL operation mode (Note 2)	(12) (Note 3)	_	-		_	-	-	-
Current state	Ring oscillator mode	(14) (Note 4)	_	-	-	(Note 8)	(11) (Note 1)	(16) (Note 1)	(17)
	Ring oscillator low power dissipation mode	-	-	-	-	(10)	(Note 8)	(16) (Note 1)	(17)
	Stop mode	(18) (Note 5)	(18)	(18)	-	(18) (Note 5)	(18) (Note 5)		-
	Wait mode	(18)	(18)	(18)	-	(18)	(18)	-	

^{-:} Cannot transit

- Note 1: Avoid making a transition when the CM20 bit = 1 (oscillation stop, re-oscillation detection function enabled). Set the CM20 bit to "0" (oscillation stop, re-oscillation detection function disabled) before transiting.
- Note 2: Ring oscillator clock oscillates and stops in low-speed mode. In this mode, the ring oscillator can be used as peripheral function clock. Sub clock oscillates and stops in PLL operation mode. In this mode, sub clock can be used as peripheral function clock.
- Note 3: PLL operation mode can only be entered from and changed to high-speed mode.
- Note 4: Set the CM06 bit to "1" (division by 8 mode) before transiting from ring oscillator mode to high- or middle-speed mode.
- Note 5: When exiting stop mode, the CM06 bit is set to "1" (division by 8 mode).
- Note 6: If the CM05 bit is set to "1" (main clock stop), then the CM06 bit is set to "1" (division by 8 mode).
- Note 7: A transition can be made only when sub clock is oscillating.
- Note 8: State transitions within the same mode (divide-by-n values changed or sub clock oscillation turned on or off) are shown in the table below.

		Su	b clo	ck osc	illatin	ıg	Su	b clo	ck tur	ned o	ff
		No division	Divided by 2	Divided by 4		Divided by 16			Divided by 4		Divided by 16
ting	No division		(4)	(5)	(7)	(6)	(1)	_	_	_	_
clock oscillating	Divided by 2	(3)		(5)	(7)	(6)	_	(1)	_	-	_
so y	Divided by 4	(3)	(4)		(7)	(6)	_	-	(1)	_	_
olo c	Divided by 8	(3)	(4)	(5)		(6)	_	_	_	(1)	-
Sub	Divided by 16	(3)	(4)	(5)	(7)		_	-	_	_	(1)
JJO	No division	(2)	1	_	_	_		(4)	(5)	(7)	(6)
rned	Divided by 2	-	(2)	_	_	_	(3)		(5)	(7)	(6)
S tr	Divided by 4	-	_	(2)	_	-	(3)	(4)		(7)	(6)
Sub clock turned	Divided by 8	-	_	-	(2)	-	(3)	(4)	(5)		(6)
Suk	Divided by 16	_	_	_	_	(2)	(3)	(4)	(5)	(7)	

Note 9: ():setting method. Refer to right table.

	Setting	Operation		
(1)	CM04=0	Sub clock turned off		
(2)	CM04=1	Sub clock oscillating		
(3)	CM06=0 CM17=0 CM16=0	CPU clock no division mode		
(4)	CM06=0 CM17=0 CM16=1	CPU clock division by 2 mode		
(5)	CM06=0 CM17=1 CM16=0	CPU clock division by 4 mode		
(6)	CM17=1 CM16=1	CPU clock division by 16 mode		
(7)	CM06=1	CPU clock division by 8 mode		
(8)	CM07=0	Main clock, PLL clock or ring oscillator clock selected		
(9)	CM07=1	Sub clock selected		
(10)	CM05=0	Main clock oscillating		
(11)	CM05=1	Main clock turned off		
(12)	PLC07=0 CM11=0	Main clock selected		
(13)	CM11=1	PLL clock selected		
ľ ′	CM21=0	Main clock or PLL clock selected		
	CM21=1	Ring oscillator clock selected		
(16)	CM10=1	Transition to stop mode		
(17)	WAIT instruction	Transition to wait mode		
(18)	Hardware interrupt	Exit stop mode or wait mode 5. CM07:CM0 register's bits		

CM04, CM05, CM06, CM07:CM0 register's bits
CM10, CM11, CM16, CM17:CM1 register's bits
CM20, CM21 :CM2 register's bits
PLC07 :PLC0 register's bit

Oscillation Stop and Re-oscillation Detection Function

The oscillation stop and re-oscillation detection function is such that main clock oscillation circuit stop and re-oscillation are detected. At oscillation stop, re-oscillation detection, reset or oscillation stop, re-oscillation detection interrupt are generated. Which one is to be generated can be selected using the CM27 bit of CM2 register.

The oscillation stop and re-oscillation detection function can be enabled or disabled using the CM20 bit of CM2 register.

Table 1.8.8 lists a specification overview of the oscillation stop and re-oscillation detection function.

Table 1.8.8 Specification Overview of Oscillation Stop and Re-oscillation Detection Function

Item	Specification
Oscillation stop detectable clock and	$f(X_{IN}) \ge 2 MHz$
frequency bandwidth	
Enabling condition for oscillation stop	Set CM20 bit to "1" (enable)
and re-oscillation detection function	
Operation at oscillation stop,	•Reset occurs (when CM27 bit = 0)
re-oscillation detection	Oscillation stop, re-oscillation detection interrupt occurs (when the CM27 bit =1)

(1) Operation When CM27 Bit = 0 (Oscillation Stop Detection Reset)

Where main clock stop is detected when the CM20 bit is "1" (oscillation stop, re-oscillation detection function enabled), the microcomputer is initialized, coming to a halt (oscillation stop reset; refer to "SFR", "Reset").

This status is reset with hardware reset. Also, even when re-oscillation is detected, the microcomputer can be initialized and stopped; it is, however, necessary to avoid such usage. (During main clock stop, do not set the CM20 bit to "1" and the CM27 bit to "0".)

(2) Operation When CM27 Bit = 1 (Oscillation Stop, Re-oscillation Detection Interrupt)

Where the main clock corresponds to the CPU clock source and the CM20 bit is "1" (oscillation stop, reoscillation detection function enabled), the system is placed in the following state if the main clock comes to a halt:

- Oscillation stop, re-oscillation detection interrupt request occurs.
- The ring oscillator starts oscillation, and the ring oscillator clock becomes the clock source for CPU clock and peripheral functions in place of the main clock.
- CM21 bit = 1 (ring oscillator clock is the clock source for CPU clock)
- CM22 bit = 1 (main clock stop detected)
- CM23 bit = 1 (main clock stopped)

Where the PLL clock corresponds to the CPU clock source and the CM20 bit is "1", the system is placed in the following state if the main clock comes to a halt: Since the CM21 bit remains unchanged, set it to "1" (ring oscillator clock) inside the interrupt routine.

- Oscillation stop, re-oscillation detection interrupt request occurs.
- CM22 bit = 1 (main clock stop detected)
- CM23 bit = 1 (main clock stopped)
- CM21 bit remains unchanged

Where the CM20 bit is "1", the system is placed in the following state if the main clock re-oscillates from the stop condition:

- Oscillation stop, re-oscillation detection interrupt request occurs.
- CM22 bit = 1 (main clock re-oscillation detected)
- CM23 bit = 0 (main clock oscillation)
- CM21 bit remains unchanged



How to Use Oscillation Stop and Re-oscillation Detection Function

- The oscillation stop, re-oscillation detection interrupt shares the vector with the watchdog timer interrupt. If the oscillation stop, re-oscillation detection and watchdog timer interrupts both are used, read the CM22 bit in an interrupt routine to determine which interrupt source is requesting the interrupt.
- Where the main clock re-oscillated after oscillation stop, the clock source for CPU clock and peripheral function must be switched to the main clock in the program. Figure 1.8.14 shows the procedure to switch the clock source from the ring oscillator to the main clock.
- Simultaneously with oscillation stop, re-oscillation detection interrupt request occurrence, the CM22 bit becomes "1". When the CM22 bit is set at "1", oscillation stop, re-oscillation detection interrupt are disabled. By setting the CM22 bit to "0" in the program, oscillation stop, re-oscillation detection interrupt are enabled.
- If the main clock stops during low speed mode where the CM20 bit is "1", an oscillation stop, re-oscillation detection interrupt request is generated. At the same time, the ring oscillator starts oscillating. In this case, although the CPU clock is derived from the sub clock as it was before the interrupt occurred, the peripheral function clocks now are derived from the ring oscillator clock.
- To enter wait mode while using the oscillation stop and re-oscillation detection function, set the CM02 bit to "0" (peripheral function clocks not turned off during wait mode).
- Since the oscillation stop and re-oscillation detection function is provided in preparation for main clock stop due to external factors, set the CM20 bit to "0" (Oscillation stop, re-oscillation detection function disabled) where the main clock is stopped or oscillated in the program, that is where the stop mode is selected or the CM05 bit is altered.
- This function cannot be used if the main clock frequency is 2 MHz or less. In that case, set the CM20 bit to "0".




Figure 1.8.14 Procedure to Switch Clock Source from Ring Oscillator to Main Clock


M16C/6N4 Group Protection

Protection

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily. Figure 1.9.1 shows the PRCR register. The following lists the registers protected by the PRCR register.

- Registers protected by the PRC0 bit: CM0, CM1, CM2, PLC0, PCLKR and CCLKR registers
- Registers protected by the PRC1 bit: PM0, PM1, PM2, TB2SC, INVC0 and INVC1 registers
- Registers protected by the PRC2 bit: PD7, PD9 and S3C registers

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be set to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction. The PRC0 and PRC1 bits are not automatically set to "0" by writing to any address. They can only be set to "0" in a program.



Note: The PRC2 bit is set to "0" by writing to any address after setting it to "1". Other bits are not set to "0" by writing to any address, and must therefore be set in a program.

Figure 1.9.1 PRCR Register

Interrupts

Type of Interrupts

Figure 1.10.1 shows the types of interrupts.




Figure 1.10.1 Interrupts

- Maskable Interrupt:

 An interrupt which can be enabled (disabled) by the interrupt enable flag
 (I flag) or whose interrupt priority can be changed by priority level.
- Non-maskable Interrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag
 (I flag) or whose interrupt priority <u>cannot be changed</u> by priority level.

Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag set to "1" (the operation resulted in an overflow). The following are instructions whose O flag changes by arithmetic: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

BRK Interrupt

A BRK interrupt occurs when executing the BRK instruction.

• INT Instruction Interrupt

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt Nos. 0 to 63 can be specified for the INT instruction. Because software interrupt Nos. 1 to 31 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt Nos. 0 to 31, the U flag is saved to the stack during instruction execution and is set to "0" (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt Nos. 32 to 63, the U flag does not change state during instruction execution, and the SP then selected is used.



Hardware Interrupts

Hardware interrupts are classified into two types — special interrupts and peripheral function interrupts.

(1) Special Interrupts

Special interrupts are non-maskable interrupts.

• NMI Interrupt

An $\overline{\text{NMI}}$ interrupt is generated when input on the $\overline{\text{NMI}}$ pin changes state from high to low. For details, refer to " $\overline{\text{NMI}}$ Interrupt".

• DBC Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Watchdog Timer Interrupt

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to "Watchdog Timer".

Oscillation Stop and Re-oscillation Detection Interrupt

Generated by the oscillation stop and re-oscillation detection function. For details about the oscillation stop and re-oscillation detection function, refer to "Clock Generation Circuit".

Single-step Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMAD0 to RMAD3 registers that corresponds to one of the AIER register's AIER0 or AIER1 bit or the AIER2 register's AIER20 or AIER21 bit which is "1" (address match interrupt enabled). For details, refer to "Address Match Interrupt".

(2) Peripheral Function Interrupts

Peripheral function interrupts are maskable interrupts and generated by the microcomputer's internal functions. The interrupt sources for peripheral function interrupts are listed in "Table 1.10.2 Relocatable Vector Tables".

For details about the peripheral functions, refer to the description of each peripheral function in this manual.



Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 1.10.2 shows the interrupt vector.




Figure 1.10.2 Interrupt Vector

Fixed Vector Tables

The fixed vector tables are allocated to the addresses from FFFDC₁₆ to FFFFF₁₆. Table 1.10.1 lists the fixed vector tables. In the flash memory version of microcomputer, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to "Functions to Prevent Flash Memory from Rewriting".

Table 1.10.1 Fixed Vector Tables

Interrupt source	Vector table addresses Address (L) to address (H)	Remarks	Reference
Undefined instruction	FFFDC ₁₆ to FFFDF ₁₆	Interrupt on UND instruction	M16C/60, M16C/20
Overflow	FFFE0 ₁₆ to FFFE3 ₁₆	Interrupt on INTO instruction	series software manual
BRK instruction	FFFE4 ₁₆ to FFFE7 ₁₆	If the contents of address FFFE7 ₁₆	
		is FF ₁₆ , program execution starts	
		from the address shown by the	
		vector in the relocatable vector table.	
Address match	FFFE8 ₁₆ to FFFEB ₁₆		Address match interrupt
Single step (Note)	FFFEC ₁₆ to FFFEF ₁₆		
Oscillation stop and	FFFF0 ₁₆ to FFFF3 ₁₆		Clock generation circuit
re-oscillation detection,			
Watchdog timer			Watchdog timer
DBC (Note)	FFFF4 ₁₆ to FFFF7 ₁₆		
NMI	FFFF8 ₁₆ to FFFFB ₁₆		NMI interrupt
Reset	FFFFC ₁₆ to FFFFF ₁₆		Reset

Note: Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a relocatable vector table area. Table 1.10.2 lists the relocatable vector tables. Setting an even address in the INTB register results in the interrupt sequence being executed faster than in the case of odd addresses.

Table 1.10.2 Relocatable Vector Tables

Table 1.10.2 Helocatable vector 1			-
Interrupt source	Vector address (Note 1)	Software	Reference
·	Address (L) to address (H)	interrupt number	N4.00/00 N4.00/00
BRK instruction (Note 2)	+0 to +3(000016 to 000316)	0	M16C/60, M16C/20 series
0410/4	41 7 (0004 : 0007)		software manual
CAN0/1 wake-up	+4 to +7 (0004 ₁₆ to 0007 ₁₆)	1	CAN module
CAN0 successful reception	+8 to +11 (0008 ₁₆ to 000B ₁₆)	2	
CAN0 successful transmission	+12 to +15 (000C ₁₆ to 000F ₁₆)	3	
ĪNT3	+16 to +19 (0010 ₁₆ to 0013 ₁₆)	4	INT interrupt
Timer B5	+20 to +23 (0014 ₁₆ to 0017 ₁₆)	5	Timer
Timer B4, UART1 bus collision detection (Note 3. 9)	+24 to +27 (0018 ₁₆ to 001B ₁₆)	6	Timer, Serial I/O
Timer B3, UART0 bus collision detection (Note 4, 9)	+28 to +31 (001C ₁₆ to 001F ₁₆)	7	
CAN1 successful reception, INT5 (Note 5)	+32 to +35 (0020 ₁₆ to 0023 ₁₆)	8	CAN module, INT interrupt
SIO3, CAN1 successful transmission, INT4 (Note 6)	+36 to +39 (0024 ₁₆ to 0027 ₁₆)	9	Serial I/O, CAN module, INT interrupt
UART2 bus collision detection (Note 9)	+40 to +43 (0028 ₁₆ to 002B ₁₆)	10	Serial I/O
DMA0	+44 to +47 (002C ₁₆ to 002F ₁₆)	11	DMAC
DMA1	+48 to +51 (0030 ₁₆ to 0033 ₁₆)	12	
CAN0/1 error	+52 to +55 (0034 ₁₆ to 0037 ₁₆)	13	CAN module
A-D, Key input (Note 7)	+56 to +59 (0038 ₁₆ to 003B ₁₆)	14	A-D convertor, Key input interrupt
UART2 transmission, NACK2 (Note 8)	+60 to +63 (003C ₁₆ to 003F ₁₆)	15	Serial I/O
UART2 reception, ACK2 (Note 8)	+64 to +67 (0040 ₁₆ to 0043 ₁₆)	16	
UART0 transmission, NACK0 (Note 8)	+68 to +71 (0044 ₁₆ to 0047 ₁₆)	17	
UART0 reception, ACK0 (Note 8)	+72 to +75 (0048 ₁₆ to 004B ₁₆)	18	
UART1 transmission, NACK1 (Note 8)	+76 to +79 (004C ₁₆ to 004F ₁₆)	19	
UART1 reception, ACK1 (Note 8)	+80 to +83 (0050 ₁₆ to 0053 ₁₆)	20	
Timer A0	+84 to +87 (0054 ₁₆ to 0057 ₁₆)	21	Timer
Timer A1	+88 to +91 (0058 ₁₆ to 005B ₁₆)	22	
Timer A2	+92 to +95 (005C ₁₆ to 005F ₁₆)	23	
Timer A3	+96 to +99 (0060 ₁₆ to 0063 ₁₆)	24	
Timer A4	+100to +103 (0064 ₁₆ to 0067 ₁₆)	25	
Timer B0	+104to +107 (0068 ₁₆ to 006B ₁₆)	26	
Timer B1	+108to +111 (006C ₁₆ to 006F ₁₆)	27	
Timer B2	+112to +115 (0070 ₁₆ to 0073 ₁₆)	28	
ĪNTO	+116to +119 (0074 ₁₆ to 0077 ₁₆)	29	INT interrupt
ĪNT1	+120to +123 (0078 ₁₆ to 007B ₁₆)	30	'
ĪNT2	+124to +127 (007C ₁₆ to 007F ₁₆)	31	
Software interrupt (Note 2)	+128to +131 (0080 ₁₆ to 0083 ₁₆)	32	M16C/60, M16C/20 series
	` :	:	software manual
	+252to +255 (00FC ₁₆ to 00FF ₁₆)	63	
Note de Antono e notativo de calabra e in INI	, ,		1

- Note 1: Address relative to address in INTB.
- Note 2: These interrupts cannot be disabled using the I flag.
- Note 3: Use the IFSR0 register's IFSR07 bit to select.
- Note 4: Use the IFSR0 register's IFSR06 bit to select.
- Note 5: Use the IFSR1 register's IFSR17 bit to select.
- Note 6: Use the IFSR1 register's IFSR16 bit to select.

Furthermore, use the IFSR0 register's IFSR00 bit to select, when selecting SI/O3 or CAN1 successful transmission.

- Note 7: Use the IFSR0 register's IFSR01 bit to select.
- Note 8: During I²C mode, NACK and ACK interrupts comprise the interrupt source.
- Note 9: Bus collision detection: During IE mode, this bus collision detection constitutes the cause of an interrupt.

During I²C mode, a start condition or a stop condition detection constitutes the cause of an interrupt.




Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to non-maskable interrupts.

Use the FLG register's I flag, IPL, and each interrupt control register's ILVL2 to ILVL0 bits to enable/disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.

Figures 1.10.3 and 1.10.4 show the interrupt control registers.




Note 1: To rewrite the interrupt control registers, do so at a point that does not generate the interrupt request for that register. For details, refer to "Precautions for Interrupts" of the Usage Notes Reference Book.

Figure 1.10.3 Interrupt Control Registers (1)

Note 2: Use the IFSR07 bit of IFSR0 register to select.

Note 3: Use the IFSR06 bit of IFSR0 register to select.

Note 4: This bit can only be reset by writing "0" (Do not write "1").



- Note 1: To rewrite the interrupt control registers, do so at a point that does not generate the interrupt request for that register. For details, refer to "Precautions for Interrupts" of the Usage Notes Reference Book.
- Note 2: When the BYTE pin is low and the processor mode is memory expansion or microprocessor mode, set the ILVL2 to ILVL0 bits in the INT5IC to INT3IC registers to "0002" (interrupt disabled).
- Note 3: This bit can only be reset by writing "0" (Do not write "1").
- Note 4: If the IFSR1 register's IFSR1i bit (i = 0 to 5) is "1" (both edges), set the INTilC register's POL bit to "0" (falling edge).
- Note 5: Set the S3IC register's POL bit to "0" (falling edge) when the IFSR0 register's IFSR00 bit = 1 and the IFSR1 register's IFSR16 bit = 0 (SI/O3 selected).

Figure 1.10.4 Interrupt Control Registers (2)

I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to "1" (enabled) enables the maskable interrupt. Setting the I flag to "0" (disabled) disables all maskable interrupts.

IR Bit

The IR bit is set to "1" (interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is set to "0" (interrupt not requested).

The IR bit can be set to "0" in a program. Note that do not write "1" to this bit.

ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using the ILVL2 to ILVL0 bits.

Table 1.10.3 shows the settings of interrupt priority levels and Table 1.10.4 shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

- \cdot I flag = 1
- \cdot IR bit = 1
- · interrupt priority level > IPL

The I flag, IR bit, ILVL2 to ILVL0 bits and IPL are independent of each other. In no case do they affect one another.

Table 1.10.3 Settings of Interrupt Priority Levels

ILVL2 to ILVL0 bits	Interrupt priority level	Priority order
0002	Level 0 (Interrupt disabled)	-
0012	Level 1	Low
0102	Level 2	
0112	Level 3	
1002	Level 4	
1012	Level 5	
1102	Level 6	₩
1112	Level 7	High

Table 1.10.4 Interrupt Priority Levels Enabled by IPL

IPL	Enabled interrupt priority levels			
0002	Interrupt levels 1 and above are enabled			
0012	Interrupt levels 2 and above are enabled			
0102	Interrupt levels 3 and above are enabled			
0112	Interrupt levels 5 and above are enabled			
1002	Interrupt levels 5 and above are enabled			
1012	Interrupt levels 6 and above are enabled			
1102	Interrupt levels 7 and above are enabled			
1112	All maskable interrupts are disabled			

Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below. Figure 1.10.5 shows time required for executing the interrupt sequence.

- (1) The CPU gets interrupt information (interrupt number and interrupt request priority level) by reading the address 0000016. Then it set the IR bit for the corresponding interrupt to "0" (interrupt not requested).
- (2) The FLG register immediately before entering the interrupt sequence is saved to the CPU's internal temporary register (Note).
- (3) The I, D and U flags in the FLG register become as follows:
 - The I flag = 0 (interrupts disabled).
 - The D flag = 0 (single-step interrupt disabled).
 - The U flag = 0 (ISP selected).
 - However, the U flag does not change state if an INT instruction for software interrupt Nos. 32 to 63 is executed.
- (4) The CPU's internal temporary register (Note) is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the accepted interrupt is set in the IPL.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, the processor resumes executing instructions from the start address of the interrupt routine.

Note: This register cannot be used by user.





Figure 1.10.5 Time Required for Executing Interrupt Sequence

Interrupt Response Time

Figure 1.10.6 shows the interrupt response time. The interrupt response or interrupt acknowledge time denotes a time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of a time from when an interrupt request is generated till when the instruction then executing is completed ((a) in Figure 1.10.6) and a time during which the interrupt sequence is executed ((b) in Figure 1.10.6).



- (a) A time from when an interrupt request is generated till when the instruction then executing is completed. The length of this time varies with the instruction being executed. The DIVX instruction requires the longest time, which is equal to 30 cycles (without wait state, the divisor being a register).
- (b) A time during which the interrupt sequence is executed. For details, see the table below. Note, however, that the values in this table must be increased 2 cycles for the DBC interrupt and 1 cycle for the address match and single-step interrupts.

Interrupt vector address	SP value	16-bit bus, without wait	8-bit bus, without wait
Even	Even	18 cycles	20 cycles
	Odd	19 cycles	
Odd	Even	19 cycles	
	Odd	20 cycles	

Figure 1.10.6 Interrupt response time

Variation of IPL when Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 1.10.5 is set in the IPL. Table 1.10.5 shows the IPL values of software and special interrupts when they are accepted.

Table 1.10.5 IPL Level that is Set to IPL When A Software or Special Interrupt is Accepted

Interrupt sources	Value set in the IPL
Oscillation stop and re-oscillation detection, Watchdog timer, NMI	7
Software, address match, DBC, single-step	Not changed

Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits of the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits of the PC are saved. Figure 1.10.7 shows the stack status before and after an interrupt request is accepted.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.




Figure 1.10.7 Stack Status Before and After Acceptance of Interrupt Request

The operation of saving registers carried out in the interrupt sequence is dependent on whether the SP (Note), at the time of acceptance of an interrupt request, is even or odd. If the SP (Note) is even, the FLG register and the PC are saved, 16 bits at a time. If odd, they are saved in two steps, 8 bits at a time. Figure 1.10.8 shows the operation of the saving registers.

Note: When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.




Figure 1.10.8 Operation of Saving Registers

Returning from an Interrupt Routine

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine. Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.

Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

Interrupt Priority

If two or more interrupt requests are generated while executing one instruction, the interrupt request that has the highest priority is accepted.

For maskable interrupts (peripheral functions), any desired priority level can be selected using the ILVL2 to ILVL0 bits. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.

The watchdog timer and other special interrupts have their priority levels set in hardware. Figure 1.10.9 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.




Figure 1.10.9 Hardware Interrupt Priority

Interrupt Priority Resolution Circuit

The interrupt priority resolution circuit is used to select the interrupt with the highest priority among those requested.

Figure 1.10.10 shows the circuit that judges the interrupt priority level.




Figure 1.10.10 Interrupts Priority Select Circuit

INT Interrupt

INTi interrupt (i = 0 to 5) is triggered by the edges of external inputs. The edge polarity is selected using the IFSR1 register's IFSR1i bit.


INT4 share the interrupt vector and interrupt control register with SI/O3 and CAN1 successful transmission. INT5 share the interrupt vector and interrupt control register with CAN1 successful reception. To use the INT4 interrupt, set the IFSR1 register's IFSR16 bit to "1" (INT4). To use the INT5 interrupt, set the IFSR1 register's IFSR17 bit to "1" (INT5).

After modifying the IFSR16 or IFSR17 bit, set the corresponding IR bit to "0" (interrupt not requested) before enabling the interrupt.

Figure 1.10.11 shows the IFSR0 register and IFSR1 register.



Interrupt request cause select register 0



Note 1: Timer B3 and UART0 bus collision detection share the vector and interrupt control register.

When using the timer B3 interrupt, set the IFSR06 bit in the IFSR0 register to "0" (timer B3).


When using UART0 bus collision detection, set the IFSR06 bit to "1" (UART0 bus collision detection).

Note 2: Timer B4 and UART1 bus collision detection share the vector and interrupt control register.

When using the timer B4 interrupt, set the IFSR07 bit in the IFSR0 register to "0" (timer B4).

When using UART1 bus collision detection, set the IFSR07 bit to "1" (UART1 bus collision detection).

Interrupt request cause select register 1



Note 1: When setting this bit to "1" (both edges), make sure the INT0IC to INT5IC register's POL bit is set to "0" (falling edge).

Note 2: During memory expansion and microprocessor modes, set this bit to "0" (SI/O3, CAN1 successful transmission).

Note 3: When setting this bit to "0" (SI/O3, CAN1 successful transmission), make sure the IFSR0 register's IFSR00 bit is set to "0" (CAN1 successful transmission) or "1" (SI/O3).

And, make sure the C1TRMIC register's POL bit is set to "0" (falling edge).

Figure 1.10.11 IFSR0 Register and IFSR1 Register

NMI Interrupt

An $\overline{\text{NMI}}$ interrupt request is generated when input on the $\overline{\text{NMI}}$ pin changes state from high to low. The $\overline{\text{NMI}}$ interrupt is a non-maskable interrupt.

The input level of this $\overline{\text{NMI}}$ interrupt input pin can be read by accessing the P8 register's P8_5 bit.

This pin cannot be used as an input port.

Key Input Interrupt

Of P104 to P107, a key input interrupt is generated when input on any of the P104 to P107 pins which has had the PD10 register's PD10_4 to PD10_7 bits set to "0" (input) goes low. Key input interrupts can be used as a key-on wakeup function, the function which gets the microcomputer out of wait or stop mode. However, if you intend to use the key input interrupt, do not use P104 to P107 as analog input ports. Figure 1.10.12 shows the block diagram of the key input interrupt. Note, however, that while input on any pin which has had the PD10_4 to PD10_7 bits set to "0" (input mode) is pulled low, inputs on all other pins of the port are not detected as interrupts.




Figure 1.10.12 Key Input Interrupt Block Diagram

CAN0/1 Wake-up Interrupt

CAN0/1 wake-up interrupt is occurs when a falling edge is input to CRx₀ or CRx₁. Use the interrupt in stop/wait mode or CAN sleep mode. The CAN0/1 wake-up interrupt is enabled only when the port is defined as the CAN port. One interrupt is allocated to CAN0/1. Figure 1.10.13 shows the block diagram of the CAN0/1 wake-up interrupt. Please note that the wake-up message will be lost.




Figure 1.10.13 CAN0/1 Wake-up Interrupt Block Diagram

Address Match Interrupt

An address match interrupt request is generated immediately before executing the instruction at the address indicated by the RMADi register (i = 0 to 3). Set the start address of any instruction in the RMADi register. Use the AIER register's AIER0 and AIER1 bits and the AIER2 register's AIER20 and AIER21 bits to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL. For address match interrupts, the value of the PC that is saved to the stack area varies depending on the instruction being executed (refer to "Saving Registers"). (The value of the PC that is saved to the stack area is not the correct return address.) Therefore, follow one of the methods described below to return from the address match interrupt.

- · Rewrite the content of the stack and then use the REIT instruction to return.
- Restore the stack to its previous state before the interrupt request was accepted by using the POP or similar other instruction and then use a jump instruction to return.

Table 1.10.6 shows the value of the PC that is saved to the stack area when an address match interrupt request is accepted.

Note that when using the external bus in 8-bit width, no address match interrupts can be used for external areas. Table 1.10.7 shows the relationship between address match interrupt sources and associated registers. Figure 1.10.14 shows the AIER, AIER2, and RMAD0 to RMAD3 registers.

Table 1.10.6 Value of PC That is Saved to Stack Area When Address Match Interrupt Request is Accepted

Table Trible Talactic Carca to Clack Aloa Trible Addition mater incorrage request to Acceptod						
Instruction at address indicated by RMADi register				Value at PC that is saved to stack area		
• 16-bit ope	eration code					Address indicated by RMADi
Instruction shown below among 8-bit operation code instructions				register + 2		
ADD.B:S	#IMM8,dest	SUB.B:S	#IMM8,dest	AND.B:S	#IMM8,dest	
OR.B:S	#IMM8,dest	MOV.B:S	#IMM8,dest	STZ.B:S	#IMM8,dest	
STNZ.B:S	#IMM8,dest	STZX.B:S	#IMM81,#IMN	M82,dest		
CMP.B:S	#IMM8,dest	PUSHM	src	POPM des	st	
JMPS	#IMM8	JSRS	#IMM8			
MOV.B:S #IMM,dest (However, dest = A0 or A1)						
Instructions other than the above			Address indicated by RMADi			
						register + 1

Value of PC that is saved to stack area: Refer to "Saving Registers".

Table 1.10.7 Relationship Between Address Match Interrupt Sources and Associated Registers

Address match interrupt sources	Address match interrupt enable bit	Address match interrupt register
Address match interrupt 0	AIER0	RMAD0
Address match interrupt 1	AIER1	RMAD1
Address match interrupt 2	AIER20	RMAD2
Address match interrupt 3	AIER21	RMAD3




Figure 1.10.14 AIER Register, AIER2 Register and RMAD0 to RMAD3 Registers

M16C/6N4 Group Watchdog Timer

Watchdog Timer

The watchdog timer is the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer contains a 15-bit counter which counts down the clock derived by dividing the CPU clock using the prescaler. Whether to generate a watchdog timer interrupt request or apply a watchdog timer reset as an operation to be performed when the watchdog timer underflows after reaching the terminal count can be selected using the PM12 bit of PM1 register. The PM12 bit can only be set to "1" (watchdog timer reset). Once this bit is set to "1", it cannot be set to "0" (watchdog timer interrupt) in a program. Refer to "Watchdog Timer Reset" for details about watchdog timer reset.

When the main clock is selected for CPU clock, ring oscillator clock, PLL clock, the divide-by-n value for the prescaler can be selected to be 16 or 128. If a sub clock is selected for CPU clock, the divide-by-n value for the prescaler is always 2 no matter how the WDC7 bit is set. The period of watchdog timer can be calculated as given below. The period of watchdog timer is, however, subject to an error due to the prescaler.

With main clock selected for CPU clock, ring oscillator clock, PLL clock

With sub clock selected for CPU clock

For example, when CPU clock = 16 MHz and the divide-by-n value for the prescaler = 16, the watchdog timer period is approx. 32.8 ms.

The watchdog timer is initialized by writing to the WDTS register. The prescaler is initialized after reset. Note that the watchdog timer and the prescaler both are inactive after reset, so that the watchdog timer is activated to start counting by writing to the WDTS register.

In stop mode, wait mode and hold state, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.

Figure 1.11.1 shows the block diagram of the watchdog timer. Figure 1.11.2 shows the watchdog timer-related registers.

Count source protective mode

In this mode, a ring oscillator clock is used for the watchdog timer count source. The watchdog timer can be kept being clocked even when CPU clock stops as a result of runaway.

Before this mode can be used, the following register settings are required:

- (1) Set the PRC1 bit of the PRCR register to "1" (enable writes to the PM1 and PM2 registers).
- (2) Set the PM12 bit of the PM1 register to "1" (reset when the watchdog timer underflows).
- (3) Set the PM22 bit of the PM2 register to "1" (ring oscillator clock used for the watchdog timer count source).
- (4) Set the PRC1 bit of the PRCR register to "0" (disable writes to the PM1 and PM2 registers).
- (5) Write to the WDTS register (watchdog timer starts counting).



M16C/6N4 Group Watchdog Timer

Setting the PM22 bit to "1" results in the following conditions:

• The ring oscillator starts oscillating, and the ring oscillator clock becomes the watchdog timer count source.

- The CM10 bit of the CM1 register is disabled against write. (Writing a "1" has no effect, nor is stop mode entered.)
- The watchdog timer does not stop when in wait mode or hold state.




Figure 1.11.1 Watchdog Timer Block Diagram




Figure 1.11.2 WDC Register and WDTS Register

M16C/6N4 Group DMAC

DMAC

The DMAC (Direct Memory Access Controller) allows data to be transferred without the CPU intervention. Two DMAC channels are included. Each time a DMA request occurs, the DMAC transfers one (8- or 16-bit) data from the source address to the destination address. The DMAC uses the same data bus as used by the CPU. Because the DMAC has higher priority of bus control than the CPU and because it makes use of a cycle steal method, it can transfer one word (16 bits) or one byte (8 bits) of data within a very short time after a DMA request is generated. Figure 1.12.1 shows the block diagram of the DMAC. Table 1.12.1 shows the DMAC specifications. Figures 1.12.2 to 1.12.4 show the DMAC related-registers.




Figure 1.12.1 DMAC Block Diagram

A DMA request is generated by a write to the DSR bit of the DMiSL register (i = 0, 1), as well as by an interrupt request which is generated by any function specified by the DMS and DSEL3 to DSEL0 bits of the DMiSL register. However, unlike in the case of interrupt requests, DMA requests are not affected by the I flag and the interrupt control register, so that even when interrupt requests are disabled and no interrupt request can be accepted, DMA requests are always accepted. Furthermore, because the DMAC does not affect interrupts, the IR bit of the interrupt control register does not change state due to a DMA transfer. A data transfer is initiated each time a DMA request is generated when the DMAE bit = 1 (DMA enabled) of the DMiCON register. However, if the cycle in which a DMA request is generated is faster than the DMA transfer cycle, the number of transfer requests generated and the number of times data is transferred may not match. For details, refer to "DMA Requests".

Table 1.12.1 DMAC Specifications


Ite	m Specification	Specification		
No. of channels	S	2 (cycle steal method)		
Transfer memory space		From any address in the 1 Mbyte space to a fixed address		
		• From a fixed address to any address in the 1 Mbyte space		
		• From a fixed address to a fixed address		
Maximum No. of	bytes transferred	128 Kbytes (with 16-bit transfer) or 64 Kbytes (with 8-bit transfer)		
DMA request fa	actors	Falling edge of INT0 or INT1		
(Notes 1, 2)		Both edge of INT0 or INT1		
		Timer A0 to timer A4 interrupt requests		
		Timer B0 to timer B5 interrupt requests		
		UART0 transfer, UART0 reception interrupt requests		
		UART1 transfer, UART1 reception interrupt requests		
		UART2 transfer, UART2 reception interrupt requests		
		SI/O3 interrupt request		
		A-D conversion interrupt requests		
		Software triggers		
Channel priorit	у	DMA0 > DMA1 (DMA0 takes precedence)		
Transfer unit	-	8 bits or 16 bits		
Transfer addre	ss direction	forward or fixed (The source and destination addresses cannot both be		
		in the forward direction.)		
Transfer mode	Single transfer	Transfer is completed when the DMAi transfer counter underflows		
		after reaching the terminal count.		
	Repeat transfer	When the DMAi transfer counter underflows, it is reloaded with the value		
		of the DMAi transfer counter reload register and a DMA transfer is		
		continued with it.		
DMA interrupt requ	lest generation timing	When the DMAi transfer counter underflowed		
DMA start-up		Data transfer is initiated each time a DMA request is generated when the		
		DMAiCON register's DMAE bit = 1 (enabled).		
DMA shutdown	Single transfer	When the DMAE bit is set to "0" (disabled)		
		After the DMAi transfer counter underflows		
	Repeat transfer	When the DMAE bit is set to "0" (disabled)		
Reload timing f		When a data transfer is started after setting the DMAE bit to "1" (enabled),		
address pointer		the forward address pointer is reloaded with the value of the SARi or the		
·	and transier	DARi pointer whichever is specified to be in the forward direction and the		
counter		DMAi transfer counter is reloaded with the value of the DMAi transfer		
		counter reload register.		
_ 0_1		·		

i = 0, 1

Note 1: DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the I flag nor by the interrupt control register.

Note 2: The selectable causes of DMA requests differ with each channel.

Note 3: Make sure that no DMAC-related registers (addresses 002016 to 003F16) are accessed by the DMAC.




Note: The causes of DMA0 requests can be selected by a combination of DMS bit and DSEL3 to DSEL0 bits in the manner described below.

DSEL3 to DSEL0	DMS = 0 (basic cause of request)	DMS = 1 (extended cause of request)
00002	Falling edge of INTO pin	_
00012	Software trigger	_
00102	Timer A0	_
00112	Timer A1	_
01002	Timer A2	_
01012	Timer A3	_
01102	Timer A4	Two edges of INTO pin
01112	Timer B0	Timer B3
10002	Timer B1	Timer B4
10012	Timer B2	Timer B5
10102	UART0 transmit	_
10112	UART0 receive	_
1 1 0 0 2	UART2 transmit	_
1 1 0 1 2	UART2 receive	_
11102	A-D conversion	_
11112	UART1 transmit	_

Figure 1.12.2 DM0SL Register


DMA1 request cause select register



Note: The causes of DMA1 requests can be selected by a combination of DMS bit and DSEL3 to DSEL0 bits in the manner described below.


DSEL3 to DSEL0	DMS = 0 (basic cause of request)	DMS = 1 (extended cause of request)
00002	Falling edge of INT1 pin	_
00012	Software trigger	_
00102	Timer A0	_
00112	Timer A1	_
01002	Timer A2	_
01012	Timer A3	SI/O3
01102	Timer A4	_
01112	Timer B0	Two edges of INT1 pin
10002	Timer B1	_
10012	Timer B2	_
10102	UART0 transmit	_
10112	UART0 receive/ACK0	_
11002	UART2 transmit	_
11012	UART2 receive/ACK2	_
11102	A-D conversion	_
11112	UART1 transmit/ACK1	_

DMAi control register (i = 0, 1)



Note 1: The DMAS bit can be set to "0" by writing "0" in a program. (This bit remains unchanged even if "1" is written.) Note 2: At least one of the DAD and DSD bits must be "0" (address direction fixed).

Figure 1.12.3 DM1SL Register, DM0CON Register and DM1CON Register




Note: If the DSD bit of the DMiCON register is "0" (fixed), this register can only be written to when the DMAE bit of the DMiCON register is "0" (DMA disabled).

If the DSD bit is "1" (forward direction), this register can be written to at any time.

If the DSD bit is "1" and the DMAE bit is "1" (DMA enabled), the DMAi forward address pointer can be read from this register. Otherwise, the value written to it can be read.

DMAi destination pointer (i = 0, 1) (Note)



Note: If the DAD bit of the DMiCON register is "0" (fixed), this register can only be written to when the DMAE bit of the DMiCON register is "0" (DMA disabled).

If the DAD bit is "1" (forward direction), this register can be written to at any time.

If the DAD bit is "1" and the DMAE bit is "1" (DMA enabled), the DMAi forward address pointer can be read from this register. Otherwise, the value written to it can be read.

DMAi transfer counter (i = 0, 1)




Figure 1.12.4 SAR0, SAR1, DAR0, DAR1, TCR0 and TCR1 Registers

1. Transfer Cycle

The transfer cycle consists of a memory or SFR read (source read) bus cycle and a write (destination write) bus cycle. The number of read and write bus cycles is affected by the source and destination addresses of transfer. During memory expansion and microprocessor modes, it is also affected by the BYTE pin level. Furthermore, the bus cycle itself is extended by a software wait or RDY signal.

(a) Effect of Source and Destination Addresses

If the transfer unit and data bus both are 16 bits and the source address of transfer begins with an odd address, the source read cycle consists of one more bus cycle than when the source address of transfer begins with an even address.

Similarly, if the transfer unit and data bus both are 16 bits and the destination address of transfer begins with an odd address, the destination write cycle consists of one more bus cycle than when the destination address of transfer begins with an even address.

(b) Effect of BYTE Pin Level

During memory expansion and microprocessor modes, if 16 bits of data are to be transferred on an 8-bit data bus (input on the BYTE pin = high), the operation is accomplished by transferring 8 bits of data twice. Therefore, this operation requires two bus cycles to read data and two bus cycles to write data. Furthermore, if the DMAC is to access the internal area (internal ROM, internal RAM, or SFR), unlike in the case of the CPU, the DMAC does it through the data bus width selected by the BYTE pin.

(c) Effect of Software Wait

For memory or SFR accesses in which one or more software wait states are inserted, the number of bus cycles required for that access increases by an amount equal to software wait states.

(d) Effect of RDY Signal

During memory expansion and microprocessor modes, DMA transfers to and from an external area are affected by the \overline{RDY} signal. Refer to " \overline{RDY} Signal".

Figure 1.12.5 shows the example of the cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating transfer cycles, take into consideration each condition for the source read and the destination write cycle, respectively. For example, when data is transferred in 16-bit unit using an 8-bit bus ((2) in Figure 1.12.5), two source read bus cycles and two destination write bus cycles are required.






Figure 1.12.5 Transfer Cycles for Source Read

2. DMA Transfer Cycles

Any combination of even or odd transfer read and write addresses is possible.

Table 1.12.2 shows the number of DMA transfer cycles. Table 1.12.3 shows the coefficient j, k.

The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit = No. of read cycles \times j + No. of write cycles \times k

Table 1.12.2 DMA Transfer Cycles

Transfer unit	Bus width	Access address	Single-cl	nip mode	Memory expansion mode Microprocessor mode	
Transier unit	Dus Width	Access address	No. of read cycles	No. of write cycles	No. of read cycles	No. of write cycles
	16 bits	Even	1	1	1	1
8-bit transfer	(BYTE = L)	Odd	1	1	1	1
(DMBIT =1)	8 bits	Even	-	-	1	1
	(BYTE= H)	Odd	-	-	1	1
	16 bits	Even	1	1	1	1
16-bit transfer	(BYTE = L)	Odd	2	2	2	2
(DMBIT = 0)	8 bits	Even	-	_	2	2
	(BYTE = H)	Odd	_	_	2	2

Table 1.12.3 Coefficient j, k

	Internal area			External area							
	Internal R	OM, RAM	SFR		Separate bus			Multiplexed bus			
	No wait	With wait	1 wait	wait 2 waits lote 1) (Note 1)	No weit	With wait (Note 2)		With wait (Note 2)			
	INO Wait	willi wait	(Note 1)	(Note 1)	INO Wall	1 wait	2 waits	3 waits	1 wait	2 waits	3 waits
j	1	2	2	3	1	2	3	4	3	3	4
k	1	2	2	3	2	2	3	4	3	3	4

Note 1: Depends on the set value of the PM20 bit of the PM2 register.

Note 2: Depends on the set value of the CSE register.

3. DMA Enable

When a data transfer starts after setting the DMAE bit of the DMiCON register (i = 0, 1) to "1" (enabled), the DMAC operates as follows:

- (1) Reload the forward address pointer with the SARi register value when the DSD bit of the DMiCON register is "1" (forward) or the DARi register value when the DAD bit of the DMiCON register is "1" (forward).
- (2) Reload the DMAi transfer counter with the DMAi transfer counter reload register value.

If the DMAE bit is set to "1" again while it remains set, the DMAC performs the above operation. However, if a DMA request may occur simultaneously when the DMAE bit is being written, follow the steps below.

- Step 1: Write "1" to the DMAE bit and DMAS bit of the DMiCON register simultaneously.
- Step 2: Make sure that the DMAi is in an initial state as described above (1) and (2) in a program. If the DMAi is not in an initial state, the above steps should be repeated.

4. DMA Request

The DMAC can generate a DMA request as triggered by the cause of request that is selected with the DMS and DSEL3 to DSEL0 bits of the DMiSL register (i = 0, 1) on either channel. Table 1.12.4 shows the timing at which the DMAS bit changes state.

Whenever a DMA request is generated, the DMAS bit is set to "1" (DMA requested) regardless of whether or not the DMAE bit is set. If the DMAE bit was set to "1" (enabled) when this occurred, the DMAS bit is set to "0" (DMA not requested) immediately before a data transfer starts. This bit cannot be set to "1" in a program (it can only be set to "0").

The DMAS bit may be set to "1" when the DMS or the DSEL3 to DSEL0 bits change state. Therefore, always be sure to set the DMAS bit to "0" after changing the DMS or the DSEL3 to DSEL0 bits.

Because if the DMAE bit is "1", a data transfer starts immediately after a DMA request is generated, the DMAS bit in almost all cases is "0" when read in a program. Read the DMAE bit to determine whether the DMAC is enabled.

Table 1.12.4 Timing at Which DMAS bit Changes State

	to the second se				
DMA (salas	DMAS bit of DMiCON register				
DMA factor	Timing at which the bit is set to "1"	Timing at which the bit is set to "0"			
Software trigger	When the DSR bit of the DMiSL register	Immediately before a data transfer starts			
	is set to "1"	• When set by writing "0" in a program			
Peripheral function	When the interrupt control register for				
	the peripheral function that is selected				
	by the DSEL3 to DSEL0 and DMS bits				
	of the DMiSL register has its IR bit set to "1".				

i = 0, 1

5. Channel Priority and DMA Transfer Timing

If both DMA0 and DMA1 are enabled and DMA transfer request signals from DMA0 and DMA1 are detected active in the same sampling period (one period from a falling edge to the next falling edge of BCLK), the DMAS bit on each channel is set to "1" (DMA requested) at the same time. In this case, the DMA requests are arbitrated according to the channel priority, DMA0 > DMA1.

The following describes DMAC operation when DMA0 and DMA1 requests are detected active in the same sampling period.

Figure 1.12.6 shows an example of DMA transfer effected by external factors.

In Figure 1.12.6, DMA0 request having priority is received first to start a transfer when a DMA0 request and DMA1 request are generated simultaneously. After one DMA0 transfer is completed, a bus arbitration is returned to the CPU. When the CPU has completed one bus access, a DMA1 transfer starts. After one DMA1 transfer is completed, the bus arbitration is again returned to the CPU.

In addition, DMA requests cannot be counted up since each channel has one DMAS bit. Therefore, when DMA requests, as DMA1 in Figure 1.12.6, occurs more than one time, the DMAS bit is set to "0" as soon as getting the bus arbitration. The bus arbitration is returned to the CPU when one transfer is completed. Refer to "(7) HOLD Signal in Bus Control" for details about bus arbitration between the CPU and DMA.




Figure 1.12.6 DMA Transfer by External Factors

Timers

Eleven 16-bit timers, each capable of operating independently of the others, can be classified by function as either timer A (five) and timer B (six). The count source for each timer acts as a clock, to control such timer operations as counting, reloading, etc.

Figures 1.13.1 and 1.13.2 show block diagrams of timer A and timer B configuration, respectively.




Figure 1.13.1 Timer A Configuration




Figure 1.13.2 Timer B Configuration

Timer A

Figure 1.13.3 shows a block diagram of the timer A. Figures 1.13.4 to 1.13.6 show the timer A-related registers.

The timer A supports the following four modes. Except in event counter mode, timers A0 to A4 all have the same function. Use the TMOD1 to TMOD0 bits of TAiMR register (i = 0 to 4) to select the desired mode.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external device or overflows and underflows of other timers.
- One-shot timer mode: The timer outputs a pulse only once before it reaches the minimum count "000016."
- Pulse width modulation (PWM) mode: The timer outputs pulses in a given width successively.





Figure 1.13.3 Timer A Block Diagram



Note 1: The register must be accessed in 16-bit unit.

Note 2: The timer counts pulses from an external device or overflows or underflows in other timers.

count source frequency

Modify the pulse width as follows:

PWM period: $(2^8 - 1) \times (m + 1)/f$

High level PWM pulse width: (m + 1)n / fi

where n = high-order address set value,

m = low-order address set value, fj =

0016 to FE16 (High-order address)

(Note 4, 5)

0016 to FF16 (Low-order address)

WO

frequency

- Note 3: If the TAi register is set to "000016", the counter does not work and timer Ai interrupt requests are not generated either. Furthermore, if "pulse output" is selected, no pulses are output from the TAiout pin.
- Note 4: Use the MOV instruction to write to the TAi register.

Pulse width

modulation


(8-bit PWM)

mode

Note 5: If the TAi register is set to "000016", the pulse width modulator does not work, the output level on the TAiout pin remains low, and timer Ai interrupt requests are not generated either.

The same applies when the 8 high-order bits of the timer TAi register are set to "0016" while operating as an 8-bit pulse width modulator.

Figure 1.13.4 TA0MR to TA4MR Registers and TA0 to TA4 Registers



Note 1: Use MOV instruction to write to this register.

Note 2: Make sure the port direction bits for the TA2IN to TA4IN and TA2OUT to TA4OUT pins are set to "0" (input mode).

Note 3: When not using the two-phase pulse signal processing function, set the corresponding bit to timer A2 to timer A4 to "0".

Figure 1.13.5 TABSR Register and UFD Register




Figure 1.13.6 ONSF Register, TRGSR Register and CPSRF Register

1. Timer Mode

In timer mode, the timer counts a count source generated internally. Table 1.13.1 lists specifications in timer mode. Figure 1.13.7 shows TAiMR register in timer mode.

Table 1.13.1. Specifications in Timer Mode

Item	Specification
Count source	f ₁ , f ₂ , f ₈ , f ₃₂ , f _{C32}
Count operation	Down-count
	When the timer underflows, it reloads the reload register contents and continues counting
Divide ratio	1/(n+1) n: set value of TAiMR register 000016 to FFFF16
Count start condition	Set TAiS bit of TABSR register to "1" (start counting)
Count stop condition	Set TAiS bit to "0" (stop counting)
Interrupt request generation timing	Timer underflow
TAin pin function	I/O port or gate input
TAiout pin function	I/O port or pulse output
Read from timer	Count value can be read by reading TAi register
Write to timer	When not counting and until the 1st count source is input after counting start
	Value written to TAi register is written to both reload register and counter
	When counting (after 1st count source input)
	Value written to TAi register is written to only reload register
	(Transferred to counter when reloaded next)
Select function	Gate function
	Counting can be started and stopped by an input signal to TAin pin
	Pulse output function
	Whenever the timer underflows, the output polarity of TAiouT pin is inverted.
	When not counting, the pin outputs a low.

i = 0 to 4




Figure 1.13.7 Timer Ai Mode Register in Timer Mode

2. Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Timers A2, A3 and A4 can count two-phase external signals. Table 1.13.2 lists specifications in event counter mode (when <u>not</u> processing two-phase pulse signal). Figure 1.13.8 shows TAiMR register in event counter mode (when <u>not</u> processing two-phase pulse signal). Table 1.13.3 lists specifications in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4). Figure 1.13.9 shows TA2MR to TA4MR registers in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4).

Table 1.13.2 Specifications in Event Counter Mode (when not processing two-phase pulse signal)

Item	Specification			
Count source	• External signals input to TAin pin (effective edge can be selected in pro-			
	gram)			
	Timer B2 overflows or underflows,			
	timer Aj (j = i - 1, except j = 4 if i = 0) overflows or underflows,			
	timer Ak ($k = i + 1$, except $k = 0$ if $i = 4$) overflows or underflows			
Count operation	Up-count or down-count can be selected by external signal or program			
	When the timer overflows or underflows, it reloads the reload register con-			
	tents and continues counting. When operating in free-running mode, the			
	timer continues counting without reloading.			
Divided ratio	$1/(FFFF_{16} - n + 1)$ for up-count			
	1/ (n + 1) for down-count n: set value of TAi register 0000 ₁₆ to FFFF ₁₆			
Count start condition	Set TAiS bit of TABSR register to "1" (start counting)			
Count stop condition	Set TAiS bit to "0" (stop counting)			
Interrupt request generation timing	Timer overflow or underflow			
TAin pin function	I/O port or count source input			
TAiouт pin function	I/O port, pulse output, or up/down-count select input			
Read from timer	Count value can be read by reading TAi register			
Write to timer	When not counting and until the 1st count source is input after counting start			
	Value written to TAi register is written to both reload register and counter			
	When counting (after 1st count source input)			
	Value written to TAi register is written to only reload register			
	(Transferred to counter when reloaded next)			
Select function	Free-run count function			
	Even when the timer overflows or underflows, the reload register content is			
	not reloaded to it			
	Pulse output function			
	Whenever the timer underflows or underflows, the output polarity of TAiout			
	pin is inverted. When not counting, the pin outputs a low.			

i = 0 to 4




Figure 1.13.8 TAIMR Register in Event Counter Mode (when not using two-phase pulse signal processing)

Table 1.13.3 Specifications in Event Counter Mode (when processing two-phase pulse signal with timers A2, A3 and A4)

Item	Specification				
Count source	• Two-phase pulse signals input to TAin or TAiou⊤ pins				
Count operation	Up-count or down-count can be selected by two-phase pulse signal				
	When the timer overflows or underflows, it reloads the reload register con-				
	tents and continues counting. When operating in free-running mode, th				
	timer continues counting without reloading.				
Divide ratio	1/ (FFFF ₁₆ - n + 1) for up-count				
	1/ (n + 1) for down-count n: set value of TAi register 0000 ₁₆ to FFFF ₁₆				
Count start condition	Set TAiS bit of TABSR register to "1" (start counting)				
Count stop condition	Set TAiS bit to "0" (stop counting)				
Interrupt request generation timing	Timer overflow or underflow				
TAin pin function	Two-phase pulse input				
TAiout pin function	Two-phase pulse input				
Read from timer	Count value can be read by reading timer A2, A3 or A4 register				
Write to timer	When not counting and until the 1st count source is input after counting start				
	Value written to TAi register is written to both reload register and counter				
	When counting (after 1st count source input)				
	Value written to TAi register is written to reload register				
	(Transferred to counter when reloaded next)				
Select function (Note)	Normal processing operation (timer A2 and timer A3)				
	The timer counts up rising edges or counts down falling edges on TAjıN pin				
	when input signals on TAjουτ pin is "H".				
	ТАјоит				
	TAJIN				
	Up- Up- Up- Down- Down- count count count count				
	Multiply-by-4 processing operation (timer A3 and timer A4)				
	If the phase relationship is such that TAkın pin goes "H" when the input sig-				
	nal on TAkout pin is "H", the timer counts up rising and falling edges on				
	TAkout and TAkin pins. If the phase relationship is such that TAkin pin goes				
	"L" when the input signal on TAkouт pin is "H", the timer counts down rising				
	and falling edges on TAkout and TAkin pins.				
	TAKOUT A V A V A V				
	Count up all edges Count down all edges				
	TAKIN AT AT AT				
	Count up all edges Count down all edges				
	Counter initialization by Z-phase input (timer A3)				
	The timer count value is initialized to "0" by Z-phase input.				


i = 2 to 4

j = 2, 3

k = 3, 4

Note: Only timer A3 is selectable. Timer A2 is fixed to normal processing operation, and timer A4 is fixed to multiply-by-4 processing operation.

Timer Ai mode register (i = 2 to 4) (When using two-phase pulse signal processing)



Note 1: TCK1 bit is valid for timer A3 mode register. No matter how this bit is set, timers A2 and A4 always operate in normal processing mode and x4 processing mode, respectively.

Note 2: If two-phase pulse signal processing is desired, following register settings are required:

- Set the UDF register's TAiP bit to "1" (two-phase pulse signal processing function enabled).
- Set the TRGSR register's TAiTGH and TAiTGL bits to "002" (TAin pin input).
- Set the port direction bits for TAin and TAiout to "0" (input mode).

Figure 1.13.9 TA2MR to TA4MR Registers in Event Counter Mode (when using two-phase pulse signal processing with timer A2, A3 or A4)

· Counter Initialization by Two-Phase Pulse Signal Processing

This function initializes the timer count value to "0" by Z-phase (counter initialization) input during two-phase pulse signal processing.

This function can only be used in timer A3 event counter mode during two-phase pulse signal processing, free-running type, x4 processing, with Z-phase entered from the $\overline{\text{INT2}}$ pin.

Counter initialization by Z-phase input is enabled by writing "000016" to the TA3 register and setting the TAZIE bit in ONSF register to "1" (Z-phase input enabled).

Counter initialization is accomplished by detecting Z-phase input edge. The active edge can be selected to be the rising or falling edge by using the POL bit of INT2IC register. The Z-phase pulse width applied to the $\overline{\text{INT2}}$ pin must be equal to or greater than one clock cycle of the timer A3 count source.

The counter is initialized at the next count timing after recognizing Z-phase input. Figure 1.13.10 shows the relationship between the two-phase pulse (A phase and B phase) and the Z phase.

If timer A3 overflow or underflow coincides with the counter initialization by Z-phase input, a timer A3 interrupt request is generated twice in succession. Do not use the timer A3 interrupt when using this function.




Figure 1.13.10 Two-phase Pulse (A phase and B phase) and Z Phase

3. One-shot Timer Mode

In one-shot timer mode, the timer is activated only once by one trigger. When the trigger occurs, the timer starts up and continues operating for a given period. Table 1.13.4 lists specifications in one-shot timer mode. Figure 1.13.11 shows the TAiMR register in one-shot timer mode.

Table 1.13.4 Specifications in One-shot Timer Mode

Item	Specification
Count source	f ₁ , f ₂ , f ₈ , f ₃₂ , f _{C32}
Count operation	Down-count
	• When the counter reaches 000016, it stops counting after reloading a new value
	If a trigger occurs when counting, the timer reloads a new count and restarts counting
Divide ratio	1/n n: set value of TAi register 000016 to FFFF16
	However, the counter does not work if the divide-by-n value is set to 000016.
Count start condition	TAiS bit of TABSR register = 1 (start counting) and one of the following
	triggers occurs.
	 External trigger input from the TAi in pin
	Timer B2 overflow or underflow,
	timer Aj (j = i - 1, except j = 4 if i = 0) overflow or underflow,
	timer Ak ($k = i + 1$, except $k = 0$ if $i = 4$) overflow or underflow
	The TAiOS bit of ONSF register is set to "1" (timer starts)
Count stop condition	• When the counter is reloaded after reaching "000016"
	TAiS bit is set to "0" (stop counting)
Interrupt request generation timing	When the counter reaches "000016"
TAin pin function	I/O port or trigger input
TAiout pin function	I/O port or pulse output
Read from timer	An indeterminate value is read by reading TAi register
Write to timer	When not counting and until the 1st count source is input after counting start
	Value written to TAi register is written to both reload register and counter
	When counting (after 1st count source input)
	Value written to TAi register is written to only reload register
	(Transferred to counter when reloaded next)
Select function	Pulse output function
	The timer outputs a low when not counting and a high when counting.

i = 0 to 4




Figure 1.13.11 TAiMR Register in One-shot Timer Mode

4. Pulse Width Modulation (PWM) Mode

In PWM mode, the timer outputs pulses of a given width in succession. The counter functions as either 16-bit pulse width modulator or 8-bit pulse width modulator.

Table 1.13.5 lists specifications in PWM mode. Figure 1.13.12 shows TAiMR register in PWM mode. Figures 1.13.13 and 1.13.14 show examples of how a 16-bit pulse width modulator operates and how an 8-bit pulse width modulator operates, respectively.

Table 1.13.5 Specifications in PWM Mode

Item	Specification				
Count source	f1, f2, f8, f32, fC32				
Count operation	Down-count (operating as an 8-bit or a 16-bit pulse width modulator)				
	• The timer reloads a new value at a rising edge of PWM pulse and continues counting				
	The timer is not affected by a trigger that occurs during counting				
16-bit PWM	High level width n / fj n : set value of TAi register				
	• Cycle time (2 ¹⁶ -1) / fj fixed fj: count source frequency (f ₁ , f ₂ , f ₈ , f ₃₂ , f _{C32})				
8-bit PWM	High level width n × (m+1) / fj n: set value of TAiMR register high-order address				
	• Cycle time (2 ⁸ -1) × (m+1) / fj m: set value of TAiMR register low-order address				
Count start condition	TAiS bit of TABSR register is set to "1" (start counting)				
	• TAiS bit = 1 and external trigger input from the TAin pin				
	TAiS bit = 1 and one of the following external triggers occurs				
	Timer B2 overflow or underflow,				
	timer Aj (j = i - 1, except j = 4 if i = 0) overflow or underflow,				
	timer Ak ($k = i + 1$, except $k = 0$ if $i = 4$) overflow or underflow				
Count stop condition	TAiS bit is set to "0" (stop counting)				
Interrupt request generation timing	PWM pulse goes "L"				
TAin pin function	I/O port or trigger input				
TAiout pin function	Pulse output				
Read from timer	An indeterminate value is read by reading TAi register				
Write to timer	• When not counting and until the 1st count source is input after counting start				
	Value written to TAi register is written to both reload register and counter				
	When counting (after 1st count source input)				
	Value written to TAi register is written to only reload register				
	(Transferred to counter when reloaded next)				

i = 0 to 4




Figure 1.13.12 TAIMR Register in PWM Mode




Figure 1.13.13 Example of 16-bit Pulse Width Modulator Operation




Figure 1.13.14 Example of 8-bit Pulse Width Modulator Operation

Timer B

Figure 1.13.15 shows a block diagram of the timer B. Figures 1.13.16 and 1.13.17 show the timer B-related registers.

Timer B supports the following three modes. Use the TMOD1 and TMOD0 bits of TBiMR register (i = 0 to 5) to select the desired mode.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external device or overflows or underflows of other timers.
- Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or pulse width.




Figure 1.13.15 Timer B Block Diagram




Figure 1.13.16 TB0MR to TB5MR Registers and TB0 to TB5 Registers




Figure 1.13.17 TABSR Register, TBSR Register and CPSRF Register

1. Timer Mode

In timer mode, the timer counts a count source generated internally.

Table 1.13.6 lists specifications in timer mode. Figure 1.13.18 shows TBiMR register in timer mode.

Table 1.13.6 Specifications in Timer Mode

Item	Specification				
Count source	f ₁ , f ₂ , f ₈ , f ₃₂ , f _{C32}				
Count operation	Down-count				
	When the timer underflows, it reloads the reload register contents and				
	continues counting				
Divide ratio	1/(n+1) n: set value of TBiMR register 000016 to FFFF16				
Count start condition	Set TBiS bit (Note) to "1" (start counting)				
Count stop condition	Set TBiS bit to "0" (stop counting)				
Interrupt request generation timing	Timer underflow				
TBilN pin function	I/O port				
Read from timer	Count value can be read by reading TBi register				
Write to timer	When not counting and until the 1st count source is input after counting start				
	Value written to TBi register is written to both reload register and counter				
	When counting (after 1st count source input)				
	Value written to TBi register is written to only reload register				
	(Transferred to counter when reloaded next)				

i = 0 to 5

Note: The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register bit 5 to bit 7.




Figure 1.13.18 TBiMR Register in Timer Mode

2. Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Table 1.13.7 lists specifications in event counter mode. Figure 1.13.19 shows TBiMR register in event counter mode.

Table 1.13.7 Specifications in Event Counter Mode

Item	Specification	
Count source	• External signals input to TBin pin (effective edge can be selected in program)	
	• Timer Bj overflow or underflow (j = i - 1, except j = 2 if i = 0, j = 5 if i = 3)	
Count operation	Down-count	
	When the timer underflows, it reloads the reload register contents and	
	continues counting	
Divide ratio	1/(n+1) n: set value of TBi register 000016 to FFFF16	
Count start condition	Set TBiS bit (Note) to "1" (start counting)	
Count stop condition	Set TBiS bit to "0" (stop counting)	
Interrupt request generation timing	Timer underflow	
TBin pin function	Count source input	
Read from timer	Count value can be read by reading TBi register	
Write to timer	When not counting and until the 1st count source is input after counting start	
	Value written to TBi register is written to both reload register and counter	
	When counting (after 1st count source input)	
	Value written to TBi register is written to only reload register	
	(Transferred to counter when reloaded next)	

i = 0 to 5

Note: The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register bit 5 to bit 7.




Figure 1.13.19 TBiMR Register in Event Counter Mode

3. Pulse Period and Pulse Width Measurement Mode


In pulse period and pulse width measurement mode, the timer measures pulse period or pulse width of an external signal. Table 1.13.8 lists specifications in pulse period and pulse width measurement mode. Figure 1.13.20 shows TBiMR register in pulse period and pulse width measurement mode. Figure 1.13.21 shows the operation timing when measuring a pulse period. Figure 1.13.22 shows the operation timing when measuring a pulse width.

Table 1.13.8 Specifications in Pulse Period and Pulse Width Measurement Mode

Item	Specification	
Count source	f ₁ , f ₂ , f ₈ , f ₃₂ , f _{C32}	
Count operation	Up-count	
	Counter value is transferred to reload register at an effective edge of	
	measurement pulse. The counter value is set to "000016" to continue counting.	
Count start condition	Set TBiS bit (Note 1) to "1" (start counting)	
Count stop condition	Set TBiS bit to "0" (stop counting)	
Interrupt request generation timing	When an effective edge of measurement pulse is input (Note 2)	
	• Timer overflow. When an overflow occurs, the MR3 bit of TBiMR register is	
	set to "1" (overflow) simultaneously. The MR3 bit is set to "0" (no overflow) by	
	writing to TBiMR register at the next count timing or later after the MR3 bit	
	was set to "1". At this time, make sure TBiS bit is set to "1" (start counting).	
TBin pin function	Measurement pulse input	
Read from timer	Contents of the reload register (measurement result) can be read by reading	
	TBi register (Note 3)	
Write to timer	Value written to TBi register is written to neither reload register nor counter	

i = 0 to 5

- Note 1: The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register bit 5 to bit 7.
- Note 2: Interrupt request is not generated when the first effective edge is input after the timer started counting.
- Note 3: Value read from TBi register is indeterminate until the second valid edge is input after the timer starts counting.



TBiMR register at the next count timing or later after the MR3 bit was set to "1" (overflow). The MR3 bit cannot be set to "1" in a program. The TB0S to TB2S bits are assigned to the TABSR register's bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register's bit 5 to bit 7.

Figure 1.13.20 TBiMR Register in Pulse Period and Pulse Width Measurement Mode




Figure 1.13.21 Operation Timing When Measuring Pulse Period




Figure 1.13.22 Operation Timing When Measuring Pulse Width

Three-phase Motor Control Timer Function

Timers A1, A2, A4 and B2 can be used to output three-phase motor drive waveforms. Table 1.14.1 lists the specifications of the three-phase motor control timer function. Figure 1.14.1 shows the block diagram for three-phase motor control timer function. Also, the related registers are shown on Figures 1.14.2 to 1.14.8.

Table 1.14.1 Three-phase Motor Control Timer Function Specifications

Item	Specification
Three-phase waveform output pin	Six pins $(U, \overline{U}, V, \overline{V}, W, \overline{W})$
Forced cutoff input (Note)	Input "L" to NMI pin
Used Timers	Timer A4, A1, A2 (used in the one-shot timer mode)
	Timer A4: U- and U-phase waveform control
	Timer A1: V- and V-phase waveform control
	Timer A2: W- and W-phase waveform control
	Timer B2 (used in the timer mode)
	Carrier wave cycle control
	Dead time timer (3 eight-bit timer and shared reload register)
	Dead time control
Output waveform	Triangular wave modulation, Sawtooth wave modification
	Enable to output "H" or "L" for one cycle
	Enable to set positive-phase level and negative-phase level respectively
Carrier wave cycle	Triangular wave modulation: count source X (m+1) X 2
	Sawtooth wave modulation: count source × (m+1)
	m: Setting value of TB2 register, 0 to 65535
	Count source: f1, f2, f8, f32, fc32
Three-phase PWM output width	Triangular wave modulation: count source X n X 2
	Sawtooth wave modulation: count source X n
	n: Setting value of TA4, TA1 and TA2 registers (of TA4, TA41, TA1,
	TA11, TA2 and TA21 registers when setting the INV11 bit to
	"1"), 1 to 65535
	Count source: f1, f2, f8, f32, fc32
Dead time	Count source \times p, or no dead time
	p: Setting value of DTT register, 1 to 255
	Count source: f1, f2, f1 divided by 2, f2 divided by 2
Active level	Enable to select "H" or "L"
Positive and negative-phase concurrent	Positive and negative-phases concurrent active disable function
active disable function	Positive and negative-phases concurrent active detect function
Interrupt frequency	For Timer B2 interrupt, select a carrier wave cycle-to-cycle basis
	through 15 times carrier wave cycle-to-cycle basis
I.	

Note: Forced cutoff with $\overline{\text{NMI}}$ input is effective when the IVPCR1 bit of TB2SC register is set to "1" (three-phase output forcible cutoff by $\overline{\text{NMI}}$ input enabled). If an "L" signal is applied to the $\overline{\text{NMI}}$ pin when the IVPCR1 bit is "1", the related pins go to a high-impedance state regardless of which functions of those pins are being used.

Related pins: • P72/CLK2/TA1out/V

- P73/CTS2/RTS2/TA1IN/V
- P74/TA2out/W
- P75/TA2IN/W
- P80/TA40UT/U
- P8₁/TA4_{IN}/U





Figure 1.14.1 Three-phase Motor Control Timer Function Block Diagram



- Note 1: Write to this register after setting the PRC1 bit of PRCR register to "1" (write enable). Note also that INV00 to INV02, INV04 and INV06 bits can only be rewritten when timers A1, A2, A4 and B2 are idle.
- Note 2: Effective when the INV11 bit is "1" (three-phase mode 1). If INV11 is "0" (three-phase mode 0), the ICTB2 counter is incremented by "1" each time the timer B2 underflows, regardless of whether the INV00 and INV01 bits are set.
- Note 3: If this bit needs to be set to "1", set any value in the ICTB2 register before writing to it.
- Note 4: Setting the INV02 bit to "1" activates the dead time timer, U/V/W-phase output control circuits and ICTB2 counter.
- Note 5: All of the U, \overline{U} , V, \overline{V} , W and \overline{W} pins are placed in the high-impedance state by setting the INV02 bit to 1 (three-phase motor control timer function) and setting the INV03 bit to "0" (three-phase motor control timer output disable).
- Note 6: The INV03 bit is set to "0" in the following cases:
 - · When reset
 - When positive and negative go active simultaneously while INV04 bit is "1"
 - When set to "0" in a program
 - · When input on the NMI pin changes state from "H" to "L" (The INV03 bit cannot be set to "1" when NMI input is "L".)

Note 7: Can only be set by writing "0" in a program, and cannot be set to "1".


Note 8: The effects of the INV06 bit are described in the table below.

Item	INV06 = 0	INV06 = 1
Mode	Triangular wave modulation mode	Sawtooth wave modulation mode
Timing at which transferred from IDB0 to IDB1 registers to three-phase output shift register	Transferred only once synchronously with the transfer trigger after writing to the IDB0 to IDB1 registers	Transferred every transfer trigger
Timing at which dead time timer trigger is generated when INV16 bit is "0"	Synchronous with the falling edge of timer A1, A2, or A4 one-shot pulse	Synchronous with the transfer trigger and the falling edge of timer A1, A2, or A4 one-shot pulse
INV13 bit	Effective when INV11 is "1" and INV06 is "0"	Has no effect

Transfer trigger: Timer B2 underflow, write to the INV07 bit or write to the TB2 register when INV10 is "1"

Note 9: If the INV06 bit is "1", set the INV11 bit to "0" (three-phase mode 0) and set the PWCON bit to "0" (timer B2 reloaded by a timer B2 underflow).

Figure 1.14.2 INVC0 Register



Note 1: Write to this register after setting the PRC1 bit of PRCR register to "1" (write enable). Note also that this register can only be rewritten when timers A1, A2, A4 and B2 are idle.

Note 2: The effects of the INV11 bit are described in the table below.

Item	INV11 = 0	INV11 = 1
Mode	Three-phase mode 0	Three-phase mode 1
TA11, TA21, TA41 registers	Not used	Used
INV00 bit, INV01 bit	Has no effect. ICTB2 counted every time timer B2 underflows regardless of whether the INV00 to INV01 bits are set.	Effect
INV13 bit	Has no effect	Effective when INV11 bit is "1" and INV06 bit is "0"

Note 3: If the INV06 bit is "1" (sawtooth wave modulation mode), set this bit to "0" (three-phase mode 0). Also, if the INV11 bit is "0", set the PWCON bit to "0" (timer B2 reloaded by a timer B2 underflow).


Note 4: The INV13 bit is effective only when the INV06 bit is "0" (triangular wave modulation mode) and the INV11 bit is "1" (three-phase mode 1).

Note 5: If all of the following conditions hold true, set the INV16 bit to "1" (dead time timer triggered by the rising edge of three-phase output shift register output).

- •The INV15 bit is "0" (dead time timer enabled)
- •When the INV03 bit is set to "1" (three-phase motor control timer output enabled), the Dij bit and DiBj bit (i: U, V, or W, j: 0, 1) have always different values (the positive-phase and negative-phase always output different levels during the period other than dead time).

Conversely, if either one of the above conditions holds false, set the INV16 bit to "0" (dead time timer triggered by the falling edge of one-shot timer pulse).

Figure 1.14.3 INVC1 Register




Note 1: Use MOV instruction to write to this register.

Note 2: Effective when the INV15 bit is "0" (dead time timer enabled). If the INV15 bit is "1", the dead time timer is disabled and has no effect.


Figure 1.14.4 IDB0 Register, IDB1 Register and DTT Register

time the dead time timer stops.




- Note 1: The register must be accessed in 16-bit unit.
- Note 2: When these registers are set to "000016", the counter does not operate and a timer Ai interrupt does not occur.
- Note 3: Use MOV instruction to write to these registers.
- Note 4: If the INV15 bit is "0" (dead time timer enabled), the positive or negative phase whichever is going from an inactive to an active level changes at the same time the dead time timer stops.
- Note 5: If the INV11 bit is "0" (three-phase mode 0), the TAi register value is transferred to the reload register by a timer Ai (i = 1, 2 or 4) start trigger.
 - If the INV11 bit is "1" (three-phase mode 1), the TAi1 register value is transferred to the reload register by a timer Ai start trigger first and then the TAi register value is transferred to the reload register by the next timer Ai start trigger. Thereafter, the TAi1 register and TAi register values are transferred to the reload register alternately.
- Note 6: Do not write to these registers synchronously with a timer B2 underflow.
- Note 7: Write to TAi1 register as follows:
 - (1) Write a value to the TAi1 register.
 - (2) Wait for one cycle of timer Ai count source.
 - (3) Write the same value to the TAi1 register again.

Timer B2 register (Note)



Note: The register must be accessed in 16-bit unit.


Figure 1.14.5 TA1, TA2, TA4, TA11, TA21 and TA41 Registers, and TB2 Register



Note: Use MOV instruction to write to this register.

If the INV01 bit = 1, make sure the TB2S bit also = 0 (timer B2 count stopped) when writing to this register. If the INV01 bit = 0, although this register can be written even when the TB2S bit = 1 (timer B2 count start), do not write synchronously with a timer B2 underflow

Timer B2 special mode register (Note 1)



Note 1: Write to this register after setting the PRC1 bit of PRCR register to "1" (write enabled).

Note 2: If the INV11 bit is "0" (three-phase mode 0) or the INV06 bit is "1" (sawtooh wave modulation mode), set this bit to "0" (timer B2 underflow).

Note 3: Related pins are U(P8o/TA4out), U(P81/TA4IN), V(P72/CLK2/TA1out), V(P73/CTS2/RTS2/TA1IN), W(P74/TA2out), W(P75/TA2IN). If a low-level signal is applied to the NMI pin when the IVPCR1 bit = 1, the target pins go to a high-impedance state regardless of which functions of those pins are being used. After forced interrupt (cutoff), input "H" to the NMI pin and set IVPCR1 bit to "0": this forced cutoff will be reset.

Figure 1.14.6 ICTB2 Register and TB2SC Register




Figure 1.14.7 TRGSR Register and TRBSR Register




Figure 1.14.8 TA1MR, TA2MR and TA4MR Registers, and TB2MR Register

The three-phase motor control timer function is enabled by setting the INV02 bit of INVC0 register to "1". When this function is selected, timer B2 is used to control the carrier wave, and timers A4, A1 and A2 are used to control three-phase PWM outputs $(U, \overline{U}, V, \overline{V}, W \text{ and } \overline{W})$. The dead time is controlled by a dedicated dead-time timer. Figure 1.14.9 shows the example of triangular modulation waveform and Figure 1.14.10 shows the example of sawtooth modulation waveform.




Figure 1.14.9 Triangular Wave Modulation Operation




Figure 1.14.10 Sawtooth Wave Modulation Operation

Serial I/O

Serial I/O is configured with four channels: UART0 to UART2 and SI/O3.

UARTi (i = 0 to 2)

Each UARTi has an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 1.15.1 shows the block diagram of UARTi. Figures 1.15.2 shows the block diagram of the UARTi transmit/receive.

UARTi has the following modes:

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode).
- Special mode 1 (I²C mode)
- · Special mode 2
- Special mode 3 (Bus collision detection function, IE mode): UART0, UART1
- Special mode 4 (SIM mode) : UART2

Figures 1.15.3 to 1.15.8 show the UARTi-related registers.

Refer to tables listing each mode for register setting.






Figure 1.15.1 UARTi Block Diagram




Figure 1.15.2 UARTi Transmit/Receive Unit




Figure 1.15.3 U0TB to U2TB Registers, U0RB to U2RB Registers, and U0BRG to U2BRG Registers

Serial I/O M16C/6N4 Group


UARTi transmit/receive mode register (i = 0 to 2) Symbol Address After reset U0MR to U2MR 03A016, 03A816, 01F816 0016 Rit Function Bit name RW symbol Serial I/O mode select bit RW 0 0 0 : Serial I/O disabled SMD0 (Note 1) 0 0 1 : Clock synchronous serial I/O mode 0 1 0 : I2C mode (Note 2) SMD1 RW 1 0 0 : UART mode transfer data 7-bit long 1 0 1 : UART mode transfer data 8-bit long 1 1 0 : UART mode transfer data 9-bit long SMD2 RW Must not be set except above Internal/external clock 0 : Internal clock **CKDIR** RW select bit 1 : External clock (Note 3) 0 : One stop bit **STPS** Stop bit length select bit RW 1: Two stop bits Effective when PRYE = 1 PRY RW Odd/even parity select bit 0: Odd parity 1: Even parity 0: Parity disabled RW **PRYE** Parity enable bit 1 : Parity enabled 0 : No reverse TxD, RxD I/O polarity RW IOPOL 1: Reverse reverse bit

Note 1: To receive data, set the corresponding port direction bit for each RxDi pin to "0" (input mode).

Note 2: Set the corresponding port direction bit for SCL and SDA pins to "0" (input mode).

Note 3: Set the corresponding port direction bit for each CLKi pin to "0" (input mode).

UARTi transmit/receive control register 0 (i = 0 to 2)



Note 1: CTS1/RTS1 can be used when the UCON register's CLKMD1 bit = 0 (only CLK1 output) and the UCON register's RCSP bit = 0 $(\overline{\text{CTS}_0}/\overline{\text{RTS}_0} \text{ not separated}).$

Note 2: Set the corresponding port direction bit for each CTSi pin to "0" (input mode).

Note 3: SCL₂/P7₁ is N channel open-drain output. Cannot be set to the CMOS output. Set the NCH bit of the U2C0 register to "0". Note 4: Effective for clock synchronous serial I/O mode and UART mode transfer data 8-bit long.

Figure 1.15.4 U0MR to U2MR Registers and U0C0 to U2C0 Registers





Figure 1.15.5 U0C1 to U2C1 Registers






Figure 1.15.6 UCON Register and U0SMR to U2SMR Registers

Note 1: The BBS bit is set to "0" by writing "0" in a program. (Writing "1" has no effect.).

Note 3: When a transfer begins, the SSS bit is set to "0" (Not synchronized to RxDi).

Note 2: Underflow signal of timer A3 in UART0, underflow signal of timer A4 in UART1, underflow signal of timer A0 in UART2.




Figure 1.15.7 U0SMR2 to U2SMR2 Registers and U0SMR3 to U2SMR3 Registers




Figure 1.15.8 U0SMR4 to U2SMR4 Registers

Clock Synchronous Serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 1.15.1 lists the specifications of the clock synchronous serial I/O mode. Table 1.15.2 lists the registers used in clock synchronous serial I/O mode and the register values set.

Table 1.15.1 Clock Synchronous Serial I/O Mode Specifications

Item	Specification			
Transfer data format	Transfer data length: 8 bits			
Transfer clock	• UiMR register's CKDIR bit = 0 (internal clock) : fj/ 2(n+1)			
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16			
	CKDIR bit = 1 (external clock): Input from CLKi pin			
Transmission, reception control	Selectable from CTS function, RTS function or CTS/RTS function disabled			
Transmission start condition	Before transmission can start, the following requirements must be met (Note 1)			
	- The TE bit of UiC1 register = 1 (transmission enabled)			
	- The TI bit of UiC1 register = 0 (data present in UiTB register)			
	- If CTS function is selected, input on the CTSi pin = L			
Reception start condition	Before reception can start, the following requirements must be met (Note 1)			
	- The RE bit of UiC1 register = 1 (reception enabled)			
	The TE bit of UiC1 register = 1 (transmission enabled)			
	- The TI bit of UiC1 register = 0 (data present in the UiTB register)			
Interrupt request	For transmission, one of the following conditions can be selected			
generation timing	The UiIRS bit (Note 2) = 0 (transmit buffer empty): when transferring data from the			
generalizer	UiTB register to the UARTi transmit register (at start of transmission)			
	The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from			
	the UARTi transmit register			
	For reception			
	When transferring data from the UARTi receive register to the UiRB register (at			
	completion of reception)			
Error detection	Overrun error (Note 3)			
	This error occurs if the serial I/O started receiving the next data before reading the			
	UiRB register and received the 7th bit of the next data			
Select function	CLK polarity selection			
	Transfer data input/output can be selected to occur synchronously with the rising or			
	the falling edge of the transfer clock			
	LSB first, MSB first selection			
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7			
	can be selected			
	Continuous receive mode selection			
	Reception is enabled immediately by reading the UiRB register			
	Switching serial data logic			
	This function reverses the logic value of the transmit/receive data			
	Transfer clock output from multiple pins selection (UART1)			
	The output pin can be selected in a program from two UART1 transfer clock pins that			
	have been set			
	Separate CTS/RTS pins (UART0)			
	CTS ₀ and RTS ₀ are input/output from separate pins			
i = 0 to 2				

i = 0 to 2

Note 1: When an external clock is selected, the conditions must be met while if the UiC0 register's CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

Note 2: The U0IRS and U1IRS bits respectively are the UCON register bits 0 and 1; the U2IRS bit is the U2C1 register bit 4. Note 3: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.

Table 1.15.2 Registers to Be Used and Settings in Clock Synchronous Serial I/O Mode

Register	Bit	Function			
UiTB (Note 1)	0 to 7	Set transmission data			
UiRB (Note 1)	0 to 7	Reception data can be read			
	OER	Overrun error flag			
UiBRG	0 to 7	Set a transfer rate			
UiMR (Note 1)	SMD2 to SMD0	Set to "0012"			
	CKDIR	Select the internal clock or external clock			
	IOPOL	Set to "0"			
UiC0	CLK1 to CLK0	Select the count source for the UiBRG register			
	CRS	Select CTS or RTS to use			
	TXEPT	Transmit register empty flag			
	CRD	Enable or disable the CTS or RTS function			
	NCH	Select TxDi pin output mode			
	CKPOL	Select the transfer clock polarity			
	UFORM	Select the LSB first or MSB first			
UiC1	TE	Set this bit to "1" to enable transmission/reception			
	TI	Transmit buffer empty flag			
	RE	Set this bit to "1" to enable reception			
	RI	Reception complete flag			
	U2IRS (Note 2)	Select the source of UART2 transmit interrupt			
	U2RRM (Note 2)	Set this bit to "1" to use continuous receive mode			
	UiLCH	Set this bit to "1" to use inverted data logic			
	UiERE	Set to "0"			
UiSMR	0 to 7	Set to "0"			
UiSMR2	0 to 7	Set to "0"			
UiSMR3	0 to 2	Set to "0"			
	NODC	Select clock output mode			
	4 to 7	Set to "0"			
UiSMR4	0 to 7	Set to "0"			
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt			
	U0RRM, U1RRM	Set this bit to "1" to use continuous receive mode			
	CLKMD0	Select the transfer clock output pin when CLKMD1 = 1			
	CLKMD1	Set this bit to "1" to output UART1 transfer clock from two pins			
	RCSP	Set this bit to "1" to accept as input the UART0 CTS0 signal from the P64 pin			
	7	Set to "0"			

i = 0 to 2

Note 1: Not all register bits are described above. Set those bits to "0" when writing to the registers in clock synchronous serial I/O mode.

Note 2: Set the U0C1 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Table 1.15.3 lists the functions of the input/output pins during clock synchronous serial I/O mode. Table 1.15.3 shows pin functions for the case where the multiple transfer clock output pin select function is deselected. Table 1.15.4 lists the P64 pin functions during clock synchronous serial I/O mode.

Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N channel open-drain output is selected, this pin is in a high-impedance state.) Figure 1.15.9 shows the transmit/receive timings during clock synchronous serial I/O mode.

Table 1.15.3 Pin Functions (When Not Select Multiple Transfer Clock Output Pin Function)

Pin name	Function	Method of selection
TxDi	Serial data output	(Outputs dummy data when performing reception only)
(P6 ₃ , P6 ₇ , P7 ₀)		
RxDi	Serial data input	PD6 register's PD6_2 bit = 0, PD6_6 bit = 0
(P6 ₂ , P6 ₆ , P7 ₁)		PD7 register's PD7_1 bit = 0
		(Can be used as an input port when performing transmission only)
CLKi	Transfer clock output	UiMR register's CKDIR bit = 0
(P6 ₁ , P6 ₅ , P7 ₂)	Transfer clock input	UiMR register's CKDIR bit = 1
		PD6 register's PD6_1 bit = 0, PD6_5 bit = 0
		PD7 register's PD7_2 bit = 0
CTSi/RTSi	CTS input	UiC0 register's CRD bit = 0
(P6 ₀ , P6 ₄ , P7 ₃)		UiC0 register's CRS bit = 0
		PD6 register's PD6_0 bit = 0, PD6_4 bit = 0
		PD7 register's PD7_3 bit = 0
	RTS output	UiC0 register's CRD bit = 0
		UiC0 register's CRS bit = 1
	I/O port	UiC0 register's CRD bit = 1

Table 1.15.4 P6₄ Pin Functions

Bit set value				,		
Pin function	ion U1C0 register		UCON register			PD6 register
	CRD	CRS	RCSP	CLKMD1	CLKMD0	PD6_4
P6 ₄	1	-	0	0	-	Input: 0, Output: 1
CTS ₁	0	0	0	0	-	0
RTS ₁	0	1	0	0	-	-
CTS ₀ (Note 1)	0	0	1	0	-	0
CLKS ₁	-	-	-	1 (Note 2)	1	-

Note 1: In addition to this, set the U0C0 register's CRD bit to "0" (CTS₀/RTS₀ enabled) and the U0C0 register's CRS bit to "1" (RTS₀ selected).

Note 2: When the CLKMD1 bit = 1 and the CLKMD0 bit = 0, the following logic levels are output:

- High if the U1C0 register's CLKPOL bit = 0
- Low if the U1C0 register's CLKPOL bit = 1




Figure 1.15.9 Transmit and Receive Operation

(a) CLK Polarity Select Function

Use the UiC0 register (i = 0 to 2)'s CKPOL bit to select the transfer clock polarity. Figure 1.15.10 shows the polarity of the transfer clock.




Figure 1.15.10 Transfer Clock Polarity

(b) LSB First/MSB First Select Function

Use the UiC0 register (i = 0 to 2)'s UFORM bit to select the transfer format. Figure 1.15.11 shows the transfer format.




Figure 1.15.11 Transfer Format

(c) Continuous Receive Mode

When the UiRRM bit (i = 0 to 2) = 1 (continuous receive mode), the UiC1 register's TI bit is set to "0" (data present in UiTB register) by reading the UiRB register. In this case, i.e., UiRRM bit = 1, do not write dummy data to the UiTB register in a program. The U0RRM and U1RRM bits are the UCON register bit 2 and bit 3, respectively, and the U2RRM bit is the U2C1 register bit 5.

(d) Serial Data Logic Switching Function

When the UiC1 register (i = 0 to 2)'s UiLCH bit = 1 (reverse), the data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 1.15.12 shows serial data logic.




Figure 1.15.12 Serial Data Logic Switching

(e) Transfer Clock Output From Multiple Pins (UART1)

Use the UCON register's CLKMD1 to CLKMD0 bits to select one of the two transfer clock output pins. Figure 1.15.13 shows the transfer clock output from the multiple pins function usage. This function can be used when the selected transfer clock for UART1 is an internal clock.




Figure 1.15.13 Transfer Clock Output From Multiple Pins

(f) CTS/RTS Separate Function (UART0)

This function separates $\overline{CTS_0/RTS_0}$, outputs $\overline{RTS_0}$ from the P6₀ pin, and accepts as input the $\overline{CTS_0}$ from the P6₄ pin. To use this function, set the register bits as shown below.

- U0C0 register's CRD bit = 0 (enables UART0 CTS/RTS)
- U0C0 register's CRS bit = 1 (outputs UART0 RTS)
- U1C0 register's CRD bit = 0 (enables UART1 CTS/RTS)
- U1C0 register's CRS bit = 0 (inputs UART1 CTS)
- UCON register's RCSP bit = 1 (inputs $\overline{CTS_0}$ from the P6₄ pin)
- UCON register's CLKMD1 bit = 0 (CLKS₁ not used)

Note that when using the $\overline{\text{CTS}/\text{RTS}}$ separate function, UART1 $\overline{\text{CTS}/\text{RTS}}$ separate function cannot be used.

Figure 1.15.14 shows CTS/RTS separate function usage.




Figure 1.15.14 CTS/RTS Separate Function

M16C/6N4 Group

Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 1.15.5 lists the specifications of the UART mode. Table 1.15.6 lists the registers used in UART mode and the register values set.

Table 1.15.5 UART Mode Specifications

Item	Specification			
Transfer data format	Character bit (transfer data): Selectable from 7, 8 or 9 bits			
	Start bit: 1 bit			
	 Parity bit: Selectable from odd, even, or none 			
	Stop bit: Selectable from 1 or 2 bits			
Transfer clock	• UiMR register's CKDIR bit = 0 (internal clock) : fj/ 16(n+1)			
	$fj = f_{1}S_{1}S_{2}S_{1}S_{3}S_{1}S_{3}S_{1}S_{2}S_{1}S_{3}S_{2}S_{1}S_{3}S_{3}S_{3}S_{3}S_{3}S_{3}S_{3}S_{3$			
	 CKDIR bit = 1 (external clock): fext/16(n+1) 			
	fext: Input from CLKi pin. n:Setting value of UiBRG register 00₁6 to FF₁6			
Transmission, reception control	Selectable from CTS function, RTS function or CTS/RTS function disabled			
Transmission start condition	Before transmission can start, the following requirements must be met			
	- The TE bit of UiC1 register = 1 (transmission enabled)			
	- The TI bit of UiC1 register = 0 (data present in UiTB register)			
	- If \overline{CTS} function is selected, input on the \overline{CTS} i pin = L			
Reception start condition	Before reception can start, the following requirements must be met			
·	The RE bit of UiC1 register = 1 (reception enabled)			
	- Start bit detection			
Interrupt request	For transmission, one of the following conditions can be selected			
generation timing	- The UiIRS bit (Note 1) = 0 (transmit buffer empty): when transferring data from the			
gonoranon mining	UiTB register to the UARTi transmit register (at start of transmission)			
	The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from			
	the UARTi transmit register			
	For reception			
	When transferring data from the UARTi receive register to the UiRB register (at			
	completion of reception)			
Error detection	Overrun error (Note 2)			
	This error occurs if the serial I/O started receiving the next data before reading the			
	UiRB register and received the bit one before the last stop bit of the next data			
	• Framing error			
	This error occurs when the number of stop bits set is not detected			
	• Parity error			
	This error occurs when if parity is enabled, the number of 1's in parity and character			
	bits does not match the number of 1's set			
	• Error sum flag			
	This flag is set to "1" when any of the overrun, framing, and parity errors is encountered			
Select function	• LSB first, MSB first selection			
Select function	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7			
	can be selected			
	Serial data logic switch			
	This function reverses the logic of the transmit/receive data. The start and stop bits			
	are not reversed.			
	TxD, RxD I/O polarity switch			
	This function reverses the polarities of the TxD pin output and RxD pin input. The			
	logic levels of all I/O data is reversed.			
	 Separate CTS/RTS pins (UART0) CTS₀ and RTS₀ are input/output from separate pins 			

i = 0 to 2

Note 1: The U0IRS and U1IRS bits respectively are the UCON register bits 0 and 1; the U2IRS bit is the U2C1 register bit 4. Note 2: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.

M16C/6N4 Group

Table 1.15.6 Registers to Be Used and Settings in UART Mode

Register	Bit	Function			
UiTB	0 to 8	Set transmission data (Note 1)			
UiRB	0 to 8	Reception data can be read (Note 1)			
	OER,FER,PER,SUM	Error flag			
UiBRG	0 to 7	Set a transfer rate			
UiMR	SMD2 to SMD0	Set these bits to "1002" when transfer data is 7-bit long			
		Set these bits to "1012" when transfer data is 8-bit long			
		Set these bits to "1102" when transfer data is 9-bit long			
	CKDIR	Select the internal clock or external clock			
	STPS	Select the stop bit			
	PRY, PRYE	Select whether parity is included and whether odd or even			
	IOPOL	Select the TxD/RxD input/output polarity			
UiC0	CLK0, CLK1	Select the count source for the UiBRG register			
	CRS	Select CTS or RTS to use			
	TXEPT	Transmit register empty flag			
	CRD	Enable or disable the CTS or RTS function			
	NCH	Select TxDi pin output mode			
	CKPOL	Set to "0"			
	UFORM	LSB first or MSB first can be selected when transfer data is 8-bit long. Set this			
		bit to "0" when transfer data is 7- or 9-bit long.			
UiC1	TE	Set this bit to "1" to enable transmission			
	TI	Transmit buffer empty flag			
	RE	Set this bit to "1" to enable reception			
	RI	Reception complete flag			
	U2IRS (Note 2)	Select the source of UART2 transmit interrupt			
	U2RRM (Note 2)	Set to "0"			
	UiLCH	Set this bit to "1" to use inverted data logic			
	UiERE	Set to "0"			
UiSMR	0 to 7	Set to "0"			
UiSMR2	0 to 7	Set to "0"			
UiSMR3	0 to 7	Set to "0"			
UiSMR4	0 to 7	Set to "0"			
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt			
	U0RRM, U1RRM	Set to "0"			
	CLKMD0	Invalid because CLKMD1 = 0			
	CLKMD1	Set to "0"			
	RCSP	Set this bit to "1" to accept as input the UART0 CTS0 signal from the P64 pin			
	7	Set to "0"			

i = 0 to 2

Note 1: The bits used for transmit/receive data are as follows:

- Bit 0 to bit 6 when transfer data is 7-bit long
- Bit 0 to bit 7 when transfer data is 8-bit long
- Bit 0 to bit 8 when transfer data is 9-bit long.

Note 2: Set the U0C1 and U1C1 registers bit 4 to bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are included in the UCON register.

Table 1.15.7 lists the functions of the input/output pins during UART mode. Table 1.15.8 lists the P6₄ pin functions during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N channel open-drain output is selected, this pin is in a high-impedance state.)

Figure 1.15.15 shows the typical transmit timings in UART mode. Figure 1.15.16 shows the typical receive timing in UART mode.

Table 1.15.7 I/O Pin Functions

Pin name	Function	Method of selection
TxDi	Serial data output	(Outputs dummy data when performing reception only)
(P6 ₃ , P6 ₇ , P7 ₀)		
RxDi	Serial data input	PD6 register's PD6_2 bit = 0, PD6_6 bit = 0
(P6 ₂ , P6 ₆ , P7 ₁)		PD7 register's PD7_1 bit = 0
		(Can be used as an input port when performing transmission only)
CLKi	I/O port	UiMR register's CKDIR bit = 0
(P6 ₁ , P6 ₅ , P7 ₂)	Transfer clock input	UiMR register's CKDIR bit = 1
		PD6 register's PD6_1 bit = 0, PD6_5 bit = 0
		PD7 register's PD7_2 bit = 0
CTSi/RTSi	CTS input	UiC0 register's CRD bit = 0
(P6 ₀ , P6 ₄ , P7 ₃)		UiC0 register's CRS bit = 0
		PD6 register's PD6_0 bit = 0, PD6_4 bit = 0
		PD7 register's PD7_3 bit = 0
	RTS output	UiC0 register's CRD bit = 0
		UiC0 register's CRS bit = 1
	I/O port	UiC0 register's CRD bit = 1

i = 0 to 2

Table 1.15.8 P64 Pin Functions

	Bit set value						
Pin function	U1C0 r	egister	UCON register		PD6 register		
	CRD	CRS	RCSP	CLKMD1	PD6_4		
P64	1	-	0	0	Input: 0, Output: 1		
CTS ₁	0	0	0	0	0		
RTS ₁	0	1	0	0	-		
CTS ₀ (Note)	0	0	1	0	0		

Note: In addition to this, set the U0C0 register's CRD bit to "0" (CTS₀/RTS₀ enabled) and the U0C0 register's CRS bit to "1" (RTS₀ selected).




Figure 1.15.15 Transmit Operation




Figure 1.15.16 Receive Operation

(a) LSB First/MSB First Select Function

As shown in Figure 1.15.17, use the UiC0 register's UFORM bit to select the transfer format. This function is valid when transfer data is 8-bit long.




Figure 1.15.17 Transfer Format

M16C/6N4 Group Serial I/O (UART Mode)

(b) Serial Data Logic Switching Function

The data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 1.15.18 shows serial data logic.




Figure 1.15.18 Serial Data Logic Switching

(c) TxD and RxD I/O Polarity Inverse Function

This function inverses the polarities of the TxD_i pin output and RxD_i pin input. The logic levels of all input/output data (including the start, stop and parity bits) are inversed. Figure 1.15.19 shows the TxD and RxD input/output polarity inverse.




Figure 1.15.19 TxD and RxD I/O Polarity Inverse

(d) CTS/RTS Separate Function (UART0)

This function separates $\overline{CTS_0}/\overline{RTS_0}$, outputs $\overline{RTS_0}$ from the P6₀ pin, and accepts as input the $\overline{CTS_0}$ from the P6₄ pin. To use this function, set the register bits as shown below.

- U0C0 register's CRD bit = 0 (enables UART0 CTS/RTS)
- U0C0 register's CRS bit = 1 (outputs UART0 RTS)
- U1C0 register's CRD bit = 0 (enables UART1 CTS/RTS)
- U1C0 register's CRS bit = 0 (inputs UART1 CTS)
- UCON register's RCSP bit = 1 (inputs $\overline{CTS_0}$ from the P6₄ pin)
- UCON register's CLKMD1 bit = 0 (CLKS₁ not used)

Note that when using the $\overline{\text{CTS}/\text{RTS}}$ separate function, UART1 $\overline{\text{CTS}/\text{RTS}}$ separate function cannot be used.

Figure 1.15.20 shows CTS/RTS separate function usage.




Figure 1.15.20 CTS/RTS Separate Function

Special Mode 1 (I²C Mode)

I²C mode is provided for use as a simplified I²C interface compatible mode. Table 1.15.9 lists the specifications of the I²C mode. Figure 1.15.21 shows the block diagram for I²C mode. Table 1.15.10 lists the registers used in the I²C mode and the register values set. Table 1.15.11 lists the features in I²C mode. Figure 1.15.22 shows SCLi timing.

As shown in Table 1.15.11, the microcomputer is placed in I²C mode by setting the SMD2 to SMD0 bits to "010₂" and the IICM bit to "1". Because SDAi transmit output has a delay circuit attached, SDAi output does not change state until SCLi goes low and remains stably low.

Table 1.15.9 I²C Mode Specifications

Item	Specification			
Transfer data format	Transfer data length: 8 bits			
Transfer clock	During master			
	UiMR register's CKDIR bit = 0 (internal clock) : fj/ 2(n+1)			
	fj = f1sio, f2sio, f8sio, f32sio. n: Setting value of UiBRG register 0016 to FF16			
	During slave			
	CKDIR bit = 1 (external clock): Input from SCLi pin			
Transmission start condition	Before transmission can start, the following requirements must be met (Note 1)			
	- The TE bit of UiC1 register = 1 (transmission enabled)			
	- The TI bit of UiC1 register = 0 (data present in UiTB register)			
Reception start condition	Before reception can start, the following requirements must be met (Note 1)			
	- The RE bit of UiC1 register = 1 (reception enabled)			
	- The TE bit of UiC1 register = 1 (transmission enabled)			
	- The TI bit of UiC1 register = 0 (data present in the UiTB register)			
Interrupt request	When start or stop condition is detected, acknowledge undetected, and acknowledge			
generation timing	detected			
Error detection	Overrun error (Note 2)			
	This error occurs if the serial I/O started receiving the next data before reading the			
	UiRB register and received the 8th bit of the next data			
Select function	Arbitration lost			
	Timing at which the UiRB register's ABT bit is updated can be selected			
	SDAi digital delay			
	No digital delay or a delay of 2 to 8 UiBRG count source clock cycles selectable			
	Clock phase setting			
	With or without clock delay selectable			

i = 0 to 2

- Note 1: When an external clock is selected, the conditions must be met while the external clock is in the high state.
- Note 2: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.




Figure 1.15.21 I²C Mode Block Diagram

Table 1.15.10 Registers to Be Used and Settings in I²C Mode

Register	Bit	Function					
	DIL	Master Slave					
UiTB (Note 1)	0 to 7	Set transmission data					
JiRB (Note 1)	0 to 7	Reception data can be read					
	8	ACK or NACK is set in this bit					
	ABT	Arbitration lost detection flag	Invalid				
	OER	Overrun error flag					
JiBRG	0 to 7	Set a transfer rate	Invalid				
JiMR (Note 1)	SMD2 to SMD0	Set to "0102"					
,	CKDIR	Set to "0"	Set to "1"				
	IOPOL	Set to "0"	l				
JiC0	CLK1, CLK0	Select the count source for the UiBRG register	Invalid				
	CRS	Invalid because CRD = 1	1111				
	TXEPT	Transmit register empty flag					
	CRD	Set to "1"					
	NCH	Set to "1"					
	CKPOL	Set to "0"					
	UFORM	Set to "1"					
JiC1	TE	Set to 1 Set this bit to "1" to enable transmission					
JIO I	TI						
	RE	Transmit buffer empty flag					
	RI	Set this bit to "1" to enable reception					
	1	Reception complete flag Invalid					
	U2IRS (Note 2)						
	U2RRM (Note 2),	Set to "0"					
	UiLCH, UiERE						
JiSMR	IICM	Set to "1"					
	ABC	Select the timing at which arbitration-lost	Invalid				
		is detected					
	BBS	Bus busy flag					
	3 to 7	Set to "0"					
JiSMR2	IICM2	Refer to "Table 1.15.11 I ² C Mode Function					
	CSC	Set this bit to "1" to enable clock synchronization Set to "0"					
	SWC	Set this bit to "1" to have SCLi output fixed to "	L" at the falling edge of the 9th bit of clock				
	ALS	Set this bit to "1" to have SDAi output	Set to "0"				
		stopped when arbitration-lost is detected					
	STAC	Set to "0"	Set this bit to "1" to initialize UARTi at				
			start condition detection				
	SWC2	Set this bit to "1" to have SCLi output forcibly pulled low					
	SDHI	Set this bit to "1" to disable SDAi output					
	7	Set to "0"					
JiSMR3	0, 2, 4 and NODC	Set to "0"					
	CKPH	Refer to Table 1.15.11 I ² C Mode Function	s"				
	DL2 to DL0	Set the amount of SDAi digital delay					
JiSMR4	STAREQ	Set this bit to "1" to generate start condition	Set to "0"				
O'O'IVII I-	RSTAREQ	Set this bit to "1" to generate start condition	Set to "0"				
	STPREQ	Set this bit to "1" to generate restart condition	Set to "0"				
	STSPSEL	Set this bit to "1" to generate stop condition Set this bit to "1" to output each condition	Set to "0"				
			Jei IO O				
	ACKD	Select ACK or NACK					
	ACKC	Set this bit to "1" to output ACK data	Cotto "O"				
	SCLHI	Set this bit to "1" to have SCLi output	Set to "0"				
	014/0.0	stopped when stop condition is detected					
	SWC9	Set to "0"	Set this bit to "1" to set the SCLi to "L" hold				
			at the falling edge of the 9th bit of clock				
FSR0	IFSR06, ISFR07	Set to "1"					
JCON	U0IRS, U1IRS	Invalid					
	2 to 7	Set to "0"					

i = 0 to 2

Note 1: Not all register bits are described above. Set those bits to "0" when writing to the registers in I2C mode.

Note 2: Set the U0C1 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Table 1.15.11 I²C Mode Functions

	Clock	I^2C mode (SMD2 to SMD0 = 010 ₂ , IICM = 1)			
Function	synchronous serial I/O mode	IICM2 = 0 (NACK/ACK interrupt)		IICM2 = 1 (UART transmit/UART receive interrupt)	
	(SMD2 to SMD0 = 001 ₂ , IICM = 0)	CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)	CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)
Factor of interrupt	-	Start condition detection or stop condition detection			
number 6, 7 and 10		(Refer to "Table 1.15.12 STSPSEL Bit Functions")			
(Notes 1, 5, 7)					
Factor of interrupt	UARTi transmission	No acknowledgment detection		UARTi transmission	UARTi transmission
number 15, 17 and 19	1	(NACK)		Rising edge of	Falling edge of
(Notes 1, 6)	or completed	Rising edge of SCLi 9th bit		SCLi 9th bit	SCLi next to the
	(selected by UiIRS)				9th bit
Factor of interrupt	UARTi reception	Acknowledgment detection (ACK)		UARTi reception	
number 16, 18 and 20	When 8th bit received	Rising edge of SCLi 9th bit		Falling edge of SCLi 9th bit	
(Notes 1, 6)	CKPOL = 0 (rising edge)				
	CKPOL = 1 (falling edge)				I =
Timing for transferring	CKPOL = 0 (rising edge)	Rising edge of SO	CLi 9th bit	Falling edge of	Falling and rising
data from the UART	CKPOL = 1 (falling edge)			SCLi 9th bit	edges of SCLi 9th
reception shift register					bit
to the UiRB register					
UARTi transmission output delay	Not delayed	Delayed			
Functions of P63,	TxD: output	SDAi input/output			
P67 and P70 pins					
Functions of P62,	RxD _i input	SCLi input/output			
P66 and P71 pins	2				
Functions of P6 ₁ ,	CLK input or	- (Cannot be used in I ² C mode)			
P6 ₅ and P7 ₂ pins	output selected				
Noise filter width	15 ns	200 ns			
Read RxDi and	Possible when the	Always possible no matter how the corresponding port direction bit is set			
SCLi pins levels	corresponding port				
Initial value of TxDi	direction bit = 0 CKPOL = 0 (H)	The value act in the part register before actting I^2C made (Note 2)			
and SDAi outputs	CKPOL = 0 (H) CKPOL = 1 (L)	The value set in the port register before setting I ² C mode (Note 2)			
Initial and end	CKPOL = 1 (L)	Н	l ₁	Н	L
value of SCLi	-		L		L
DMA1 factor	UARTi reception	Acknowledgment	datastian (ACK)	LIADTi recention	
(Note 6)	OARTHECEPHON	Acknowledgillent	detection (ACK)	UARTi reception Falling edge of So	CLi 9th bit
Store received	1st to 8th hite are	stored in UiRB register bit 7 to bit 0 1st to 7th bits are stored in UiRB register			
data	bit 6 to bit 0, with 8th bit stored in UiRB register bit 8				
Gata					stored in UiRB register
					bit 7 to bit 0 (Note 3)
Read received	UiRB register stat	tus is read directly	as is		Read UiRB register
data					bit 6 to bit 0 as bit
					7 to bit 1, and bit 8
i = 0 to 2					as bit 0 (Note 4)

Note 1: If the source or cause of any interrupt is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to "1" (interrupt requested). (Refer to "Precautions for Interrupts" of the Usage Notes Reference Book.) If one of the bits shown below is changed, the interrupt source, the interrupt timing, etc. change. Therefore, always be sure to set the IR bit to "0" (interrupt not requested) after changing those bits.

• SMD2 to SMD0 bits in the UiMR register • IICM bit in the UiSMR register

• IICM2 bit in the UiSMR2 register

• CKPH bit in the UiSMR3 register

Note 2: Set the initial value of SDAi output while the UiMR register 's SMD2 to SMD0 bits = 000₂ (serial I/O disabled). Note 3: Second data transfer to UiRB register (rising edge of SCLi 9th bit)

Note 4: First data transfer to UiRB register (falling edge of SCLi 9th bit) Note 5: Refer to "Figure 1.15.24 STSPSEL Bit Functions".

Note 6: Refer to "Figure 1.15.22 Transfer to UiRB Register and Interrupt Timing".

Note 7: When using UART0, be sure to set the IFSR06 bit in the IFSR0 register to "1" (cause of interrupt: UART0 bus collision).

When using UART1, be sure to set the IFSR07 bit in the IFSR0 register to "1" (cause of interrupt: UART1 bus collision).




Figure 1.15.22 Transfer to UiRB Register and Interrupt Timing

Detection of Start and Stop Condition

Whether a start or a stop condition has been detected is determined.

A start condition-detected interrupt request is generated when the SDAi pin changes state from high to low while the SCLi pin is in the high state. A stop condition-detected interrupt request is generated when the SDAi pin changes state from low to high while the SCLi pin is in the high state.

Figure 1.15.23 shows the detection of start and stop condition.

Because the start and stop condition-detected interrupts share the interrupt control register and vector, check the UiSMR register's BBS bit to determine which interrupt source is requesting the interrupt.




Figure 1.15.23 Detection of Start and Stop Condition

Output of Start and Stop Condition

A start condition is generated by setting the UiSMR4 register (i = 0 to 2)'s STAREQ bit to "1" (start).

A restart condition is generated by setting the UiSMR4 register's RSTAREQ bit to "1" (start).

A stop condition is generated by setting the UiSMR4 register's STPREQ bit to "1" (start).

The output procedure is described below.

- (1) Set the STAREQ bit, RSTAREQ bit or STPREQ bit to "1" (start).
- (2) Set the STSPSEL bit in the UiSMR4 register to "1" (output).

Table 1.15.12 and Figure 1.15.24 show the functions of the STSPSEL bit.

Table 1.15.12 STSPSEL Bit Functions

Function	STSPSEL = 0	STSPSEL = 1
Output of SCLi and SDAi pins	Output of transfer clock and	Output of a start/stop condition
	data	according to the STAREQ,
	Output of start/stop condition is	RSTAREQ and STPREQ bit
	accomplished by a program	
	using ports (not automatically	
	generated in hardware)	
Start/stop condition interrupt	Start/stop condition detection	Finish generating start/stop condition
request generation timing		




Figure 1.15.24 STSPSEL Bit Functions

Arbitration

Unmatching of the transmit data and SDAi pin input data is checked synchronously with the rising edge of SCLi. Use the UiSMR register's ABC bit to select the timing at which the UiRB register's ABT bit is updated. If the ABC bit = 0 (updated bitwise), the ABT bit is set to "1" at the same time unmatching is detected during check, and is set to "0" when not detected. In cases when the ABC bit is set to "1", if unmatching is detected even once during check, the ABT bit is set to "1" (unmatching detected) at the falling edge of the clock pulse of 9th bit. If the ABT bit needs to be updated bytewise, set the ABT bit to "0" (undetected) after detecting acknowledge in the first byte, before transferring the next byte.

Setting the UiSMR2 register's ALS bit to "1" (SDA output stop enabled) causes arbitration-lost to occur, in which case the SDAi pin is placed in the high-impedance state at the same time the ABT bit is set to "1" (unmatching detected).

Transfer Clock

Data is transmitted/received using a transfer clock like the one shown in Figure 1.15.24.

The UiSMR2 register's CSC bit is used to synchronize the internally generated clock (internal SCLi) and an external clock supplied to the SCLi pin. In cases when the CSC bit is set to "1" (clock synchronization enabled), if a falling edge on the SCLi pin is detected while the internal SCLi is high, the internal SCLi goes low, at which time the UiBRG register value is reloaded with and starts counting in the low-level interval. If the internal SCLi changes state from low to high while the SCLi pin is low, counting stops, and when the SCLi pin goes high, counting restarts.

In this way, the UARTi transfer clock is comprised of the logical product of the internal SCLi and SCLi pin signal. The transfer clock works from a half period before the falling edge of the internal SCLi 1st bit to the rising edge of the 9th bit. To use this function, select an internal clock for the transfer clock. The UiSMR2 register's SWC bit allows to select whether the SCLi pin should be fixed to or freed from low-level output at the falling edge of the 9th clock pulse.

If the UiSMR4 register's SCLHI bit is set to "1" (enabled), SCLi output is turned off (placed in the high-impedance state) when a stop condition is detected.

Setting the UiSMR2 register's SWC2 bit = 1 (0 output) makes it possible to forcibly output a low-level signal from the SCLi pin even while sending or receiving data. Setting the SWC2 bit to "0" (transfer clock) allows the transfer clock to be output from or supplied to the SCLi pin, instead of outputting a low-level signal.

If the UiSMR4 register's SWC9 bit is set to "1" (SCL hold low enabled) when the UiSMR3 register's CKPH bit = 1, the SCLi pin is fixed to low-level output at the falling edge of the clock pulse next to the ninth. Setting the SWC9 bit = 0 (SCL hold low disabled) frees the SCLi pin from low-level output.

SDA Output

The data written to the UiTB register bit 7 to bit 0 (D_7 to D_0) is sequentially output beginning with D_7 . The ninth bit (D_8) is ACK or NACK.

The initial value of SDAi transmit output can only be set when IICM = 1 (I^2C mode) and the UiMR register's SMD2 to SMD0 bits = 000_2 (serial I/O disabled).

The UiSMR3 register's DL2 to DL0 bits allow to add no delays or a delay of 2 to 8 UiBRG count source clock cycles to SDAi output.

Setting the UiSMR2 register's SDHI bit = 1 (SDA output disabled) forcibly places the SDAi pin in the high-impedance state. Do not write to the SDHI bit synchronously with the rising edge of the UARTi transfer clock. This is because the ABT bit may inadvertently be set to "1" (detected).

SDA Input

When the IICM2 bit = 0, the 1st to 8th bits (D_7 to D_0) of received data are stored in the UiRB register bit 7 to bit 0. The 9th bit (D_8) is ACK or NACK.

When the IICM2 bit = 1, the 1st to 7th bits (D_7 to D_1) of received data are stored in the UiRB register bit 6 to bit 0 and the 8th bit (D_0) is stored in the UiRB register bit 8. Even when the IICM2 bit = 1, providing the CKPH bit = 1, the same data as when the IICM2 bit = 0 can be read out by reading the UiRB register after the rising edge of the corresponding clock pulse of 9th bit.

ACK and NACK

If the STSPSEL bit in the UiSMR4 register is set to "0" (start and stop conditions not generated) and the ACKC bit in the UiSMR4 register is set to "1" (ACK data output), the value of the ACKD bit in the UiSMR4 register is output from the SDAi pin.

If the IICM2 bit = 0, a NACK interrupt request is generated if the SDAi pin remains high at the rising edge of the 9th bit of transmit clock pulse. An ACK interrupt request is generated if the SDAi pin is low at the rising edge of the 9th bit of transmit clock pulse.

If ACKi is selected for the cause of DMA1 request, a DMA transfer can be activated by detection of an acknowledge.

Initialization of Transmission/Reception

If a start condition is detected while the STAC bit = 1 (UARTi initialization enabled), the serial I/O operates as described below.

- The transmit shift register is initialized, and the content of the UiTB register is transferred to the transmit shift register. In this way, the serial I/O starts sending data synchronously with the next clock pulse applied. However, the UARTi output value does not change state and remains the same as when a start condition was detected until the first bit of data is output synchronously with the input clock.
- The receive shift register is initialized, and the serial I/O starts receiving data synchronously with the next clock pulse applied.
- The SWC bit is set to "1" (SCL wait output enabled). Consequently, the SCLi pin is pulled low at the falling edge of the ninth clock pulse.

Note that when UARTi transmission/reception is started using this function, the TI bit does not change state. Note also that when using this function, the selected transfer clock should be an external clock.



Special Mode 2

Multiple slaves can be serially communicated from one master. Transfer clock polarity and phase are selectable. Table 1.15.13 lists the specifications of Special Mode 2. Figure 1.15.25 shows communication control example for Special Mode 2. Table 1.15.14 lists the registers used in Special Mode 2 and the register values set.

Table 1.15.13 Special Mode 2 Specifications

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	Master mode
	UiMR register's CKDIR bit = 0 (internal clock) : $fj/2(n+1)$
	fj = f1sio, f2sio, f8sio, f32sio. n: Setting value of UiBRG register 0016 to FF16
	Slave mode
	CKDIR bit = 1 (external clock selected) : Input from CLKi pin
Transmit/receive control	Controlled by input/output ports
Transmission start condition	Before transmission can start, the following requirements must be met (Note 1)
	- The TE bit of UiC1 register = 1 (transmission enabled)
	- The TI bit of UiC1 register = 0 (data present in UiTB register)
Reception start condition	Before reception can start, the following requirements must be met (Note 1)
	- The RE bit of UiC1 register = 1 (reception enabled)
	- The TE bit of UiC1 register = 1 (transmission enabled)
	The TI bit of UiC1 register = 0 (data present in the UiTB register)
Interrupt request	For transmission, one of the following conditions can be selected
generation timing	The UiIRS bit (Note 2) = 0 (transmit buffer empty): when transferring data from the
	UiTB register to the UARTi transmit register (at start of transmission)
	The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from
	the UARTi transmit register
	For reception
	When transferring data from the UARTi receive register to the UiRB register (at
	completion of reception)
Error detection	Overrun error (Note 3)
	This error occurs if the serial I/O started receiving the next data before reading the
	UiRB register and received the 7th bit of the next data
Select function	Clock phase setting
	Selectable from four combinations of transfer clock polarities and phases

i = 0 to 2

- Note 1: When an external clock is selected, the conditions must be met while if the UiC0 register's CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.
- Note 2: The U0IRS and U1IRS bits respectively are the UCON register bits 0 and 1; the U2IRS bit is the U2C1 register bit 4.
- Note 3: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.




Figure 1.15.25 Serial Bus Communication Control Example (UART2)

Table 1.15.14 Registers to Be Used and Settings in Special Mode 2

Register	Bit	Function		
UiTB (Note 1)	0 to 7	Set transmission data		
UiRB (Note 1)	0 to 7	Reception data can be read		
OER		Overrun error flag		
UiBRG	0 to 7	Set a transfer rate		
UiMR (Note 1)	SMD2 to SMD0	Set to "0012"		
	CKDIR	Set this bit to "0" for master mode or "1" for slave mode		
	IOPOL	Set to "0"		
UiC0	CLK1, CLK0	Select the count source for the UiBRG register		
	CRS	Invalid because CRD = 1		
	TXEPT	Transmit register empty flag		
	CRD	Set to "1"		
	NCH	Select TxDi pin output format		
	CKPOL	Clock phases can be set in combination with the UiSMR3 register's CKPH bit		
	UFORM	Set to "0"		
UiC1	TE	Set this bit to "1" to enable transmission		
	TI	Transmit buffer empty flag		
	RE	Set this bit to "1" to enable reception		
	RI	Reception complete flag		
	U2IRS (Note 2)	Select UART2 transmit interrupt cause		
	U2RRM (Note 2),	Set to "0"		
	U2LCH, UiERE			
UiSMR	0 to 7	Set to "0"		
UiSMR2	0 to 7	Set to "0"		
UiSMR3	CKPH	Clock phases can be set in combination with the UiC0 register's CKPOL bit		
	NODC	Set to "0"		
	0, 2, 4 to 7	Set to "0"		
UiSMR4	0 to 7	Set to "0"		
UCON	U0IRS, U1IRS	Select UART0 and UART1 transmit interrupt cause		
	U0RRM, U1RRM	Set to "0"		
	CLKMD0	Invalid because CLKMD1 = 0		
	CLKMD1, RCSP, 7	Set to "0"		

i = 0 to 2

Note 2: Set the U0C1 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Note 1: Not all register bits are described above. Set those bits to "0" when writing to the registers in Special Mode 2.

Clock Phase Setting Function

One of four combinations of transfer clock phases and polarities can be selected using the UiSMR3 register's CKPH bit and the UiC0 register's CKPOL bit.

Make sure the transfer clock polarity and phase are the same for the master and salves to be communicated.

(a) Master (Internal Clock)

Figure 1.15.26 shows the transmission and reception timing in master (internal clock).




Figure 1.15.26 Transmission and Reception Timing in Master Mode (Internal Clock)

(b) Slave (External Clock)

Figure 1.15.27 shows the transmission and reception timing (CKPH = 0) in slave (external clock).

Figure 1.15.28 shows the transmission and reception timing (CKPH = 1) in slave (external clock).




Figure 1.15.27 Transmission and Reception Timing (CKPH = 0) in Slave Mode (External Clock)




Figure 1.15.28 Transmission and Reception Timing (CKPH = 1) in Slave Mode (External Clock)

Special Mode 3 (IE Mode)

In this mode, one bit of IEBus is approximated with one byte of UART mode waveform.

Table 1.15.15 lists the registers used in IE mode and the register values set. Figure 1.15.29 shows the functions of bus collision detect function related bits.

If the TxDi pin (i = 0 to 2) output level and RxDi pin input level do not match, a UARTi bus collision detect interrupt request is generated.

Use the IFSR0 register's IFSR06 and IFSR07 bits to enable the UART0/UART1 bus collision detect function.

Table 1. 15.15 Registers to Be Used and Settings in IE Mode

Register	Bit	Function		
UiTB	0 to 8	Set transmission data		
UiRB	0 to 8	Reception data can be read		
(Note 1)	OER,FER,PER,SUM	Error flag		
UiBRG	0 to 7	Set a transfer rate		
UiMR	SMD2 to SMD0	Set to "1102"		
	CKDIR	Select the internal clock or external clock		
	STPS	Set to "0"		
	PRY	Invalid because PRYE = 0		
	PRYE	Set to "0"		
	IOPOL	Select the TxD/RxD input/output polarity		
UiC0	CLK1, CLK0	Select the count source for the UiBRG register		
	CRS	Invalid because CRD = 1		
	TXEPT	Transmit register empty flag		
	CRD	Set to "1"		
	NCH	Select TxDi pin output mode		
	CKPOL	Set to "0"		
	UFORM	Set to "0"		
UiC1	TE	Set this bit to "1" to enable transmission		
	TI	Transmit buffer empty flag		
	RE	Set this bit to "1" to enable reception		
	RI	Reception complete flag		
	U2IRS (Note 2)	Select the source of UART2 transmit interrupt		
	UiRRM (Note 2),	Set to "0"		
	UiLCH, UiERE			
UiSMR	0 to 3, 7	Set to "0"		
	ABSCS	Select the sampling timing at which to detect a bus collision		
	ACSE	Set this bit to "1" to use the auto clear function of transmit enable bit		
	SSS	Select the transmit start condition		
UiSMR2	0 to 7	Set to "0"		
UiSMR3	0 to 7	Set to "0"		
UiSMR4	0 to 7	Set to "0"		
IFSR0	IFSR06, IFSR07	Set to "1"		
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt		
	U0RRM, U1RRM	Set to "0"		
	CLKMD0	Invalid because CLKMD1 = 0		
	CLKMD1, RCSP, 7	Set to "0"		

i=0 to 2

Note 1: Not all register bits are described above. Set those bits to "0" when writing to the registers in IE mode. Note 2: Set the U0C1 and U1C1 registers bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.




Figure 1.15.29 Bus Collision Detect Function-Related Bits

M16C/6N4 Group

Special Mode 4 (SIM Mode) (UART2)

Based on UART mode, this is an SIM interface compatible mode. Direct and inverse formats can be implemented, and this mode allows to output a low from the TxD₂ pin when a parity error is detected. Tables 1.15.16 lists the specifications of SIM mode. Table 1.15.17 lists the registers used in the SIM mode and the register values set. Figure 1.15.30 shows the typical transmit/receive timing in SIM mode.

Table 1.15.16 SIM Mode Specifications

Item	Specification		
Transfer data format	Direct format		
	Inverse format		
Transfer clock	• U2MR register's CKDIR bit = 0 (internal clock) : fi/ 16(n+1)		
	fi = f1sio, f2sio, f8sio, f32sio. n: Setting value of U2BRG register 0016 to FF16		
	• CKDIR bit = 1 (external clock) : fext/16(n+1)		
	f _{EXT} : Input from CLK₂ pin. n: Setting value of U2BRG register 00₁6 to FF₁6		
Transmission start condition	Before transmission can start, the following requirements must be met		
	- The TE bit of U2C1 register = 1 (transmission enabled)		
	- The TI bit of U2C1 register = 0 (data present in U2TB register)		
Reception start condition	Before reception can start, the following requirements must be met		
	The RE bit of U2C1 register = 1 (reception enabled)		
	- Start bit detection		
Interrupt request	For transmission		
generation timing (Note 2)	When the serial I/O finished sending data from the U2TB transfer register (U2IRS bit = 1)		
	For reception		
	When transferring data from the UART2 receive register to the U2RB register (at		
	completion of reception)		
Error detection	Overrun error (Note 1)		
	This error occurs if the serial I/O started receiving the next data before reading the		
	U2RB register and received the bit one before the last stop bit of the next data		
	Framing error		
	This error occurs when the number of stop bits set is not detected		
	Parity error		
	During reception, if a parity error is detected, parity error signal is output from the		
	TxD2 pin.		
	During transmission, a parity error is detected by the level of input to the RxD2 pin when a transmission interrupt occurs		
	• Error sum flag		
	This flag is set to "1" when any of the overrun, framing, and parity errors is encountered		
	This may is set to it which any or the overfull, framing, and parity errors is efficultitied		

- Note 1: If an overrun error occurs, the value of U2RB register will be indeterminate. The IR bit of S2RIC register does not change.
- Note 2: A transmit interrupt request is generated by setting the U2IRS bit in the U2C1 register to "1" (transmit is completed) and U2ERE bit to "1" (error signal output) after reset. Therefore, when using SIM mode, be sure to set the IR bit to "0" (interrupt not requested) after setting these bits.

Table 1.15.17 Registers to Be Used and Settings in SIM Mode

Register	Bit	Function		
U2TB (Note)		Set transmission data		
U2RB (Note)		Reception data can be read		
	OER,FER,PER,SUM	Error flag		
U2BRG	0 to 7	Set a transfer rate		
U2MR	SMD2 to SMD0	Set to "1012"		
	CKDIR	Select the internal clock or external clock		
	STPS	Set to "0"		
	PRY	Set this bit to "1" for direct format or "0" for inverse format		
	PRYE	Set to "1"		
	IOPOL	Set to "0"		
U2C0	CLK1, CLK0	Select the count source for the U2BRG register		
	CRS	Invalid because CRD = 1		
	TXEPT	Transmit register empty flag		
	CRD	Set to "1"		
	NCH	Set to "0"		
	CKPOL	Set to "0"		
	UFORM	Set this bit to "0" for direct format or "1" for inverse format		
U2C1	TE	Set this bit to "1" to enable transmission		
	TI	Transmit buffer empty flag		
	RE	Set this bit to "1" to enable reception		
	RI	Reception complete flag		
	U2IRS	Set to "1"		
	U2RRM	Set to "0"		
	U2LCH	Set this bit to "0" for direct format or "1" for inverse format		
	U2ERE	Set to "1"		
U2SMR (Note)	0 to 3	Set to "0"		
U2SMR2	0 to 7	Set to "0"		
U2SMR3	0 to 7	Set to "0"		
U2SMR4	0 to 7	Set to "0"		

Note: Not all register bits are described above. Set those bits to "0" when writing to the registers in SIM mode.




Figure 1.15.30 Transmit and Receive Timing in SIM Mode

Figure 1.15.31 shows the example of connecting the SIM interface. Connect TxD_2 and RxD_2 and apply pull-up.




Figure 1.15.31 SIM Interface Connection

(a) Parity Error Signal Output

The parity error signal is enabled by setting the U2C1 register's U2ERE bit to "1".

· When receiving

The parity error signal is output when a parity error is detected while receiving data. This is achieved by pulling the TxD2 output low with the timing shown in Figure 1.15.32. If the R2RB register is read while outputting a parity error signal, the PER bit is set to "0" and at the same time the TxD2 output is returned high.

When transmitting

A transmission-finished interrupt request is generated at the falling edge of the transfer clock pulse that immediately follows the stop bit. Therefore, whether a parity signal has been returned can be determined by reading the port that shares the RxD₂ pin in a transmission-finished interrupt service routine.

Figure 1.15.32 shows the output timing of the parity error signal




Figure 1.15.32 Parity Error Signal Output Timing

(b) Format

- Direct Format
 Set the U2MR register's PRY bit to "1", U2C0 register's UFORM bit to "0" and U2C1 register's U2LCH bit to "0".
- Inverse Format
 Set the PRY bit to "0", UFORM bit to "1" and U2LCH bit to "1".

Figure 1.15.33 shows the SIM interface format.




Figure 1.15.33 SIM Interface Format

SI/O3

SI/O3 is exclusive clock-synchronous serial I/O.

Figure 1.15.34 shows the block diagram of SI/O3, and Figure 1.15.35 shows the SI/O3-related registers.

Table 1.15.18 lists the specifications of SI/O3.





Figure 1.15.34 SI/O3 Block Diagram




Note 1: Make sure this register is written to by the next instruction after setting the PRCR register's PRC2 bit to "1" (write enabled).

Note 2: When the SM32 bit is set to "1", the target pin goes to a high-impedance state regardless of which function of the pin is being used.

Note 3: Set the SM33 bit to "1" and the corresponding port direction bit to "0" (input mode).

Note 4: Set the SM33 bit to "1" (Souts output, CLK3 function).


SI/O3 bit rate generator (Notes 1, 2)



Note 1: Write to this register while serial I/O is neither transmitting nor receiving.

Note 2: Use MOV instruction to write to this register.

SI/O3 transmit/receive register (Notes 1, 2)



Note 1: Write to this register while serial I/O is neither transmitting nor receiving.

Note 2: To receive data, set the corresponding port direction bit for SIN3 to "0" (input mode).

Figure 1.15.35 S3C Register, S3BRG Register and S3TRR Register

Table 1.15.18 SI/O3 Specifications

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• S3C register's SM36 bit = 1 (internal clock) : fj/ 2(n+1)
	fj = f1sio, f8sio, f32sio. n = Setting value of S3BRG register 0016 to FF16.
	• SM36 bit = 0 (external clock) : Input from CLK₃ pin (Note 1)
Transmission/reception	Before transmission/reception can start, the following requirements must be met
start condition	Write transmit data to the S3TRR register (Notes 2, 3)
Interrupt request	When S3C register's SM34 bit = 0
generation timing	The rising edge of the last transfer clock pulse (Note 4)
	• When SM34 = 1
	The falling edge of the last transfer clock pulse (Note 4)
CLK₃ pin function	I/O port, transfer clock input, transfer clock output
Souts pin function	I/O port, transmit data output, high-impedance
SIN3 pin function	I/O port, receive data input
Select function	LSB first or MSB first selection
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7
	can be selected
	• Function for setting an Souт₃ initial value set function
	When the S3C register's SM36 bit = 0 (external clock), the Souts pin output level
	while not transmitting can be selected.
	CLK polarity selection
	Whether transmit data is output/input timing at the rising edge or falling edge of
	transfer clock can be selected.

Note 1: To set the S3C register's SM36 bit to "0" (external clock), follow the procedure described below.

- If the S3C register's SM34 bit = 0, write transmit data to the S3TRR register while input on the CLK₃ pin is high. The same applies when rewriting the S3C register's SM37 bit.
- If the SM34 bit = 1, write transmit data to the S3TRR register while input on the CLK₃ pin is low. The same applies when rewriting the SM37 bit.
- Because shift operation continues as long as the transfer clock is supplied to the SI/O3 circuit, stop the transfer clock after supplying eight pulses. If the SM36 bit = 1 (internal clock), the transfer clock automatically stops.
- Note 2: Unlike UART0 to UART2, SI/O3 is not separated between the transfer register and buffer. Therefore, do not write the next transmit data to the S3TRR register during transmission.
- Note 3: When the S3C register's SM36 bit = 1 (internal clock), South retains the last data for a 1/2 transfer clock period after completion of transfer and, thereafter, goes to a high-impedance state. However, if transmit data is written to the S3TRR register during this period, South immediately goes to a high-impedance state, with the data hold time thereby reduced.
- Note 4: When the S3C register's SM36 bit = 1 (internal clock), the transfer clock stops in the high state if the SM34 bit = 0, or stops in the low state if the SM34 bit = 1.

(a) SI/O3 Operation Timing

Figure 1.15.36 shows the SI/O3 operation timing.




Figure 1.15.36 SI/O3 Operation Timing

(b) CLK Polarity Selection

The S3C register's SM34 bit allows selection of the polarity of the transfer clock. Figure 1.15.37 shows the polarity of the transfer clock.




Figure 1.15.37 Polarity of Transfer Clock

(c) Functions for Setting an Souts Initial Value

If the S3C register's SM36 bit = 0 (external clock), the Souts pin output can be fixed high or low when not transferring. Figure 1.15.38 shows the timing chart for setting an Souts initial value and how to set it.




Figure 1.15.38 Souts's Initial Value Setting

A-D Converter

The microcomputer contains one A-D converter circuit based on 10-bit successive approximation method configured with a capacitive-coupling amplifier. The analog inputs share the pins with P10₀ to P10₇, P9₅, P9₆, P0₀ to P0₇, and P2₀ to P2₇. Similarly, $\overline{\text{AD}_{TRG}}$ input shares the pin with P9₇. Therefore, when using these inputs, make sure the corresponding port direction bits are set to "0" (input mode).

When not using the A-D converter, set the VCUT bit to "0" (VREF unconnected), so that no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip.

The A-D conversion result is stored in the ADi register bits for AN_i, AN_{0i}, and AN_{2i} pins (i = 0 to 7).

Table 1.16.1 shows the performance of the A-D converter. Figure 1.16.1 shows the block diagram of the A-D converter, and Figures 1.16.2 and 1.16.3 show the A-D converter-related registers.

Table 1.16.1 A-D Converter Performance

Item	Performance		
Method of A-D conversion	Successive approximation (capacitive coupling amplifier)		
Analog input voltage (Note 1)	0V to AVcc (Vcc)		
Operating clock \$\phi_AD\$ (Note 2)	fab, divide-by-2 of fab, divide-by-3 of fab, divide-by-4 of fab, divide-by-6 of fab,		
	divide-by-12 of fad		
Resolution	8 bits or 10 bits (selectable)		
Integral nonlinearity error	With 8-bit resolution: ±2LSB		
	With 10-bit resolution: ±3LSB		
	When external operation amp connection mode is selected: ±7LSB		
Operating modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0,		
	and repeat sweep mode 1		
Analog input pins	8 pins (ANo to AN7) + 2 pins (ANEX0 and ANEX1) + 8 pins (ANoo to ANo7)		
	+ 8 pins (AN ₂₀ to AN ₂₇)		
A-D conversion start condition	Software trigger		
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)		
	External trigger (retriggerable)		
	Input on the $\overline{AD_{TRG}}$ pin changes state from high to low after the ADST bit is set		
	to "1" (A-D conversion starts)		
Conversion speed per pin	Without sample and hold function		
	8-bit resolution: 49 pad cycles, 10-bit resolution: 59 pad cycles		
	With sample and hold function		
	8-bit resolution: 28 фад cycles, 10-bit resolution: 33 фад cycles		

Note 1: Does not depend on use of sample and hold function.

Note 2: Operation clock frequency (\$\phi_{AD}\$ frequency) must be 10 MHz or less.

A case without sample-and-hold function, turn (\$\phi_{AD}\$ frequency) into 250 kHz or more.

A case with the sample and hold function, turn (\$\phi_{AD}\$ frequency) into 1 MHz or more.








Figure 1.16.1 A-D Converter Block Diagram



Note: If the ADCON0 register is rewritten during A-D conversion, the conversion result will be indeterminate.

A-D control register 1 (Note 1)



Note 1: If the ADCON1 register is rewritten during A-D conversion, the conversion result will be indeterminate. Note 2: If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1 µs or more before starting A-D conversion.

Figure 1.16.2 ADCON0 Register and ADCON1 Register

A-D control register 2 (Note 1) Address Symbol After reset 0 ADCON2 03D4₁₆ 0016 Bit symbol Bit name Function RW A-D conversion method 0: Without sample and hold **SMP** RW select bit 1: With sample and hold ADGSEL0 0 0 : Port P10 group is selected RW 0 1 : Must not be set A-D input group select bit 10: Port P0 group is selected RW ADGSEL1 11: Port P2 group is selected Set to "0" Reserved bit RW (b3) 0 : Selects fab, divide-by-2 of fab, or divide-by-4 of fad. Frequency select bit 2 RW CKS2 : Selects divide-by-3 of faD, divide-by-6 (Note 2) of fab, or divide-by-12 of fab. Nothing is assigned. When write, set to "0". (b7-b5)When read, their contents are "0".

Note 1: If the ADCON2 register is rewritten during A-D conversion, the conversion result will be indeterminate.

Note 2: The φAD frequency must be 10 MHz or less. The selected φAD frequency is determined by a combination of the ADCON0 register's CKS0 bit, ADCON1 register's CKS1 bit, and ADCON2 register's CKS2 bit.

CKS0	CKS1	CKS2	φAD
0	0	0	Divide-by-4 of fad
0	0	1	Divide-by-2 of fad
0	1	0	fad
0	1	1	IAU
1	0	0	Divide-by-12 of fad
1	0	1	Divide-by-6 of fad
1	1	0	Divide-by-3 of fad
1	1	1	Divide-by-5 of IAD




Figure 1.16.3 ADCON2 Register, and AD0 to AD7 Registers

(1) One-shot Mode

In this mode, the input voltage on one selected pin is A-D converted once. Table 1.16.2 lists the specifications of one-shot mode. Figure 1.16.4 shows the ADCON0 and ADCON1 registers in one-shot mode.

Table 1.16.2 One-shot Mode Specifications

Item	Specification
Function	The input voltage on one pin selected by the ADCON0 register's CH2 to CH0
	bits and ADCON2 register's ADGSEL1 to ADGSEL0 bits or the ADCON1
	register's OPA1 to OPA0 bits is A-D converted once.
A-D conversion start condition	When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	• When the TRG bit is "1" (ADTRG trigger)
	Input on the $\overline{\text{AD}_{\text{TRG}}}$ pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condition	Completion of A-D conversion (If a software trigger is selected, the ADST bit
	is set to "0" (A-D conversion halted).)
	Set the ADST bit to "0"
Interrupt request generation timing	Completion of A-D conversion
Analog input pin	Select one pin from ANo to AN7, AN00 to AN07, AN20 to AN27, ANEX0 to ANEX1
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin


A-D control register 0 (Note 1) b4 b3 Symbol Address After reset 0 0 ADCON0 03D616 00000XXX2 Bit symbol Bit name **Function** RW 0 0 0 : ANo is selected CH₀ RW 0 0 1: AN1 is selected 0 1 0 : AN2 is selected 0 1 1: AN3 is selected CH1 Analog input pin select bit RW 1 0 0: AN4 is selected 1 0 1: AN5 is selected 1 1 0: AN6 is selected (Note 2) CH₂ RW 1 1 1: AN7 is selected (Note 3) MD0 RW A-D operation mode (Note 3) 0 0 : One-shot mode select bit 0 MD1 RW 0 : Software trigger **TRG** Trigger select bit RW 1: ADTRG trigger 0: A-D conversion disabled **ADST** A-D conversion start flag RW 1: A-D conversion started See Note 2 for the ADCON2 CKS₀ Frequency select bit 0 RW register

Note 1: If the ADCON0 register is rewritten during A-D conversion, the conversion result will be indeterminate.

Note 2: ANoo to ANo7, and AN20 to AN27 can be used in same way as ANo to AN7. Use the ADCON2 register's ADGSEL1 to ADGSEL0 bits to select the desired pin.

Note 3: After rewriting the MD1 to MD0 bits, set the CH2 to CH0 bits over again using another instruction.

A-D control register 1 (Note 1)



Note 1: If the ADCON1 register is rewritten during A-D conversion, the conversion result will be indeterminate. Note 2: If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1 µs or more before starting A-D conversion.

Figure 1.16.4 ADCON0 Register and ADCON1 Register in One-shot Mode

(2) Repeat Mode

In this mode, the input voltage on one selected pin is A-D converted repeatedly. Table 1.16.3 lists the specifications of repeat mode. Figure 1.16.5 shows the ADCON0 and ADCON1 registers in repeat mode.

Table 1.16.3 Repeat Mode Specifications

Item	Specification
Function	The input voltage on one pin selected by the ADCON0 register's CH2 to CH0
	bits and ADCON2 register's ADGSEL1 to ADGSEL0 bits or the ADCON1
	register's OPA1 to OPA0 bits is A-D converted repeatedly.
A-D conversion start condition	When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	• When the TRG bit is "1" (ADTRG trigger)
	Input on the $\overline{\text{AD}_{\text{TRG}}}$ pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condition	Set the ADST bit to "0" (A-D conversion halted)
Interrupt request generation timing	None generated
Analog input pin	Select one pin from ANo to AN7, AN00 to AN07, AN20 to AN27, ANEX0 to ANEX1
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin


A-D control register 0 (Note 1) b7 b6 b5 b4 b3 b2 b1 b0 Address Symbol After reset 0 1 ADCON0 03D6₁₆ 00000XXX2 Bit symbol RW Bit name **Function** b2 b1 b0 0 0 0: ANo is selected CH₀ RW 0 0 1: AN1 is selected 0 1 0: AN2 is selected 0 1 1: AN3 is selected CH₁ Analog input pin select bit RW 1 0 0 : AN4 is selected 1 0 1: AN5 is selected 1 1 0 : AN6 is selected (Note 2) CH2 RW 1 1 1: AN7 is selected (Note 3) MD0 RW A-D operation mode 0 1: Repeat mode (Note 3) select bit 0 MD1 RW 0 : Software trigger Trigger select bit **TRG** RW 1: ADTRG trigger 0 : A-D conversion disabled A-D conversion start flag RW **ADST** 1: A-D conversion started See Note 2 for the ADCON2 Frequency select bit 0 RW CKS0 register

Note 1: If the ADCON0 register is rewritten during A-D conversion, the conversion result will be indeterminate.

Note 2: AN₀₀ to AN₀₇, and AN₂₀ to AN₂₇ can be used in same way as AN₀ to AN₇. Use the ADCON2 register's ADGSEL1 to ADGSEL0 bits to select the desired pin.

Note 3: After rewriting the MD1 to MD0 bits, set the CH2 to CH0 bits over again using another instruction.

A-D control register 1 (Note 1)



Note 1: If the ADCON1 register is rewritten during A-D conversion, the conversion result will be indeterminate.

Note 2: If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1 μs or more before starting A-D conversion.

Figure 1.16.5 ADCON0 Register and ADCON1 Register in Repeat Mode


(3) Single Sweep Mode

In this mode, the input voltages on selected pins are A-D converted, one pin at a time. Table 1.16.4 lists the specifications of single sweep mode. Figure 1.16.6 shows the ADCON0 and ADCON1 registers in single sweep mode.

Table 1.16.4 Single Sweep Mode Specifications


Item	Specification	
Function	The input voltages on pins selected by the ADCON1 register's SCAN1 to	
	SCAN0 bits and ADCON2 register's ADGSEL1 to ADGSEL0 bits are A-D	
	converted, one pin at a time.	
A-D conversion start condition	When the ADCON0 register's TRG bit is "0" (software trigger)	
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)	
	• When the TRG bit is "1" (ADτRG trigger)	
	Input on the ADTRG pin changes state from high to low after the ADST bit is	
	set to "1" (A-D conversion starts)	
A-D conversion stop condition	Completion of A-D conversion (If a software trigger is selected, the ADST bit	
	is set to "0" (A-D conversion halted).)	
	Set the ADST bit to "0"	
Interrupt request generation timing	Completion of A-D conversion	
Analog input pin	Select from AN₀ to AN₁ (2 pins), AN₀ to AN₃ (4 pins), AN₀ to AN₅ (6 pins), AN₀	
	to AN ₇ (8 pins) (Note)	
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin	

Note: ANoo to ANo7, and AN20 to AN27 can be used in the same way as ANo to AN7.



Note: If the ADCON0 register is rewritten during A-D conversion, the conversion result will be indeterminate.

A-D control register 1 (Note 1)



Note 1: If the ADCON1 register is rewritten during A-D conversion, the conversion result will be indeterminate.

Note 2: ANot to ANot, and ANot to ANot can be used in same way as ANot to ANot. Use the ADCON2 register's ADGSEL1 to ADGSEL0 bits to select the desired pin.

Note 3: If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1 μ s or more before starting A-D conversion.

Figure 1.16.6 ADCON0 Register and ADCON1 Register in Single Sweep Mode

(4) Repeat Sweep Mode 0

In this mode, the input voltages on selected pins are A-D converted repeatedly. Table 1.16.5 lists the specifications of repeat sweep mode 0. Figure 1.16.7 shows the ADCON0 and ADCON1 registers in repeat sweep mode 0.

Table 1.16.5 Repeat Sweep Mode 0 Specifications


Item	Specification
Function	The input voltages on pins selected by the ADCON1 register's SCAN1 to
	SCAN0 bits and ADCON2 register's ADGSEL1 to ADGSEL0 bits are A-D
	converted repeatedly.
A-D conversion start condition	When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	• When the TRG bit is "1" (ADтва trigger)
	Input on the ADTRG pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condition	Set the ADST bit to "0" (A-D conversion halted)
Interrupt request generation timing	None generated
Analog input pin	Select from AN₀ to AN₁ (2 pins), AN₀ to AN₃ (4 pins), AN₀ to AN₅ (6 pins), AN₀
	to AN ₇ (8 pins) (Note)
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin

Note: ANoo to ANo7, and AN20 to AN27 can be used in the same way as ANo to AN7.

A-D control register 0 (Note) b3 b2 b1 Symbol Address After reset 1 1 ADCON0 03D616 00000XXX2 Bit symbol Bit name **Function** RW RW CH₀ CH1 Analog input pin select bit Invalid in repeat sweep mode 0 RW CH₂ RW 1 1 : Repeat sweep mode 0 or M_D0 RW A-D operation mode select bit 0 MD1 Repeat sweep mode 1 RW 0 : Software trigger **TRG** Trigger select bit RW 1: ADTRG trigger 0: A-D conversion disabled A-D conversion start flag RW **ADST** 1: A-D conversion started See Note 2 for the ADCON2 Frequency select bit 0 RW CKS₀ register

Note: If the ADCON0 register is rewritten during A-D conversion, the conversion result will be indeterminate.

A-D control register 1 (Note 1)



Note 1: If the ADCON1 register is rewritten during A-D conversion, the conversion result will be indeterminate.

Note 2: AN₀₀ to AN₀₇, and AN₂₀ to AN₂₇ can be used in same way as AN₀ to AN₇. Use the ADCON2 register's ADGSEL1 to ADGSEL0 bits to select the desired pin.

Note 3: If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1 μ s or more before starting A-D conversion.

Figure 1.16.7 ADCON0 Register and ADCON1 Register in Repeat Sweep Mode 0


(5) Repeat Sweep Mode 1

In this mode, the input voltages on all pins are A-D converted repeatedly, with priority given to the selected pins. Table 1.16.6 lists the specifications of repeat sweep mode 1. Figure 1.16.8 shows the ADCON0 and ADCON1 registers in repeat sweep mode 1.

Table 1.16.6 Repeat Sweep Mode 1 Specifications


Item	Specification
Function	The input voltages on all pins selected by the ADCON2 register's ADGSEL1 to
	ADGSEL0 bits are A-D converted repeatedly, with priority given to pins se-
	lected by the ADCON1 register's SCAN1 to SCAN0 bits and ADGSEL1 to
	ADGSEL0 bits.
	Example: If AN₀ selected, input voltages are A-D converted in order of
	$AN_0 \rightarrow AN_1 \rightarrow AN_0 \rightarrow AN_2 \rightarrow AN_0 \rightarrow AN_3$, and so on.
A-D conversion start condition	When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	• When the TRG bit is "1" (ADτRG trigger)
	Input on the ADTRG pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condition	Set the ADST bit to "0" (A-D conversion halted)
Interrupt request generation timing	None generated
Analog input pins to be given	Select from ANo (1 pin), ANo to AN1 (2 pins), ANo to AN2 (3 pins), ANo to AN3 (4
priority when A-D converted	pins) (Note)
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin

Note: AN_{00} to AN_{07} , and AN_{20} to AN_{27} can be used in the same way as AN_0 to AN_7 .



Note: If the ADCON0 register is rewritten during A-D conversion, the conversion result will be indeterminate.

A-D control register 1 (Note 1)



Note 1: If the ADCON1 register is rewritten during A-D conversion, the conversion result will be indeterminate.

Note 2: ANot to ANot, and ANot to ANot can be used in same way as ANot to ANot. Use the ADCON2 register's ADGSEL1 to ADGSEL0 bits to select the desired pin.

Note 3: If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1 μ s or more before starting A-D conversion.

Figure 1.16.8 ADCON0 Register and ADCON1 Register in Repeat Sweep Mode 1

M16C/6N4 Group A-D Converter

(a) Resolution Select Function

The desired resolution can be selected using the ADCON1 register's BITS bit. If the BITS bit is set to "1" (10-bit conversion accuracy), the A-D conversion result is stored in the ADi register (i = 0 to 7)'s bit 0 to bit 9. If the BITS bit is set to "0" (8-bit conversion accuracy), the A-D conversion result is stored in the ADi register's bit 0 to bit 7.

(b) Sample and Hold

If the ADCON2 register's SMP bit is set to "1" (with sample-and-hold), the conversion speed per pin is increased to 28 ϕ_{AD} cycles for 8-bit resolution or 33 ϕ_{AD} cycles for 10-bit resolution. Sample-and-hold is effective in all operation modes. Select whether or not to use the sample-and-hold function before starting A-D conversion.

(c) Extended Analog Input Pins

In one-shot and repeat modes, the ANEX0 and ANEX1 pins can be used as analog input pins. Use the ADCON1 register's OPA1 to OPA0 bits to select whether or not use ANEX0 and ANEX1.

The A-D conversion results of ANEX0 and ANEX1 inputs are stored in the AD0 and AD1 registers, respectively.

(d) External Operation Amp Connection Mode

Multiple analog inputs can be amplified using a single external op-amp via the ANXE0 and ANEX1 pins. Set the ADCON1 register's OPA1 to OPA0 bits to "112" (external op-amp connection mode). The inputs from ANi (i = 0 to 7) (Note) are output from the ANEX0 pin. Amplify this output with an external op-amp before sending it back to the ANEX1 pin. The A-D conversion result is stored in the corresponding ADi register. The A-D conversion speed depends on the response characteristics of the external op-amp. Note that the ANXE0 and ANEX1 pins cannot be directly connected to each other. Figure 1.16.9 shows an example of how to connect the pins in external operation amp.

Note: ANoi and AN2i can be used the same as ANi.




Figure 1.16.9 External Op-amp Connection

M16C/6N4 Group A-D Converter

(e) Current Consumption Reducing Function

When not using the A-D converter, its resistor ladder and reference voltage input pin (VREF) can be separated using the ADCON1 register's VCUT bit. When separated, no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip.

To use the A-D converter, set the VCUT bit to "1" (VREF connected) and then set the ADCON0 register's ADST bit to "1" (A-D conversion start). The VCUT and ADST bits cannot be set to "1" at the same time. Nor can the VCUT bit be set to "0" (VREF unconnected) during A-D conversion.

Note that this does not affect VREF for the D-A converter (irrelevant).

(f) Analog Input Pin and External Sensor Equivalent Circuit Example

Figure 1.16.10 shows analog input pin and external sensor equivalent circuit example.




Figure 1.16.10 Analog Input Pin and External Sensor Equivalent Circuit

M16C/6N4 Group D-A Converter

D-A Converter

This is an 8-bit, R-2R type D-A converter. These are two independent D-A converters.

D-A conversion is performed by writing to the DAi register (i = 0, 1). To output the result of conversion, set the DACON register's DAiE bit to "1" (output enabled). Before D-A conversion can be used, the corresponding port direction bit must be set to "0" (input mode). Setting the DAiE bit to "1" removes a pull-up from the corresponding port.

Output analog voltage (V) is determined by a set value (n : decimal) in the DAi register.

$$V = V_{REF} \times n/256 (n = 0 \text{ to } 255)$$

VREF: reference voltage

Table 1.17.1 lists the performance of the D-A converter. Figure 1.17.1 shows the block diagram of the D-A converter. Figure 1.17.2 shows the D-A converter related registers. Figure 1.17.3 shows the D-A converter equivalent circuit.

Table 1.17.1 D-A Converter Performance

Item	Performance		
D-A conversion method	R-2R method		
Resolution	8 bits		
Analog output pin	2 (DA0 and DA1)		






Figure 1.17.1 D-A Converter Block Diagram

M16C/6N4 Group D-A Converter



D-Ai register (Note) (i = 0, 1)



Note: When not using the D-A converter, set the DAiE bit (i = 0, 1) to "0" (output disabled) to reduce the unnecessary current consumption in the chip and set the DAi register to "0016" to prevent current from flowing into the R-2R resistor ladder.

Figure 1.17.2 DACON Register, DA0 Register and DA1 Register




Figure 1.17.3 D-A Converter Equivalent Circuit

M16C/6N4 Group CRC Calculation

CRC Calculation

The Cyclic Redundancy Check (CRC) operation detects an error in data blocks. The microcomputer uses a generator polynomial of CRC-CCITT ($X^{16} + X^{12} + X^5 + 1$) to generate CRC code.

The CRC code consists of 16 bits which are generated for each data block in given length, separated in 8-bit unit. After the initial value is set in the CRCD register, the CRC code is set in that register each time one byte of data is written to the CRCIN register. CRC code generation for one-byte data is finished in two cycles.

Figure 1.18.1 shows the block diagram of the CRC circuit. Figure 1.18.2 shows the CRC-related registers. Figure 1.18.3 shows the calculation example using the CRC operation.




Figure 1.18.1 CRC Circuit Block Diagram




Figure 1.18.2 CRCD Register and CRCIN Register

M16C/6N4 Group CRC Calculation

Setup procedure and CRC operation when generating CRC code "80C416"


(a) CRC operation performed by the M16C

CRC code: Remainder of a division in which the value written to the CRCIN register with its bit positions reversed is divided by the generator polynomial

Generator polynomial: $X^{16} + X^{12} + X^5 + 1$ (1 0001 0000 0010 00012)


- (b) Setting procedure
- (1) Reverse the bit positions of the value "80C416" bytewise in a program. "8016" \to "0116", "C416" \to "2316"

<u>b15</u> <u>b0</u>



(c) Details of CRC operation

In the case of (3) above, the value written to the CRCIN register "0116 (000000012)" has its bit positions reversed to become "100000002". The value "1000 0000 0000 0000 0000 0000 derived from that by adding 16 digits and the CRCD register s initial value "000016" are added, the result of which is divided by the generator polynomial using modulo-2 arithmetic.



The value "0001 0001 1000 10012 (118916)" derived from the remainder "1001 0001 1000 10002 (918816)" by reversing its bit positions may be read from the CRCD register.

If operation (4) above is performed subsequently, the value written to the CRCIN register "2316 (001000112)" has its bit positions reversed to become "110001002". The value "1100 0100 0000 0000 0000 00002" derived from that by adding 16 digits and the remainder in (3) "1001 0001 1000 10002" which is left in the CRCD register are added, the result of which is divided by the generator polynomial using modulo-2 arithmetic.

The value "0000 1010 0100 00012 (0A4116)" derived from the remainder by reversing its bit positions may be read from the CRCD register.

Figure 1.18.3 CRC Calculation

CAN Module

The CAN (Controller Area Network) module for the M16C/6N4 group of microcomputers is a communication controller implementing the CAN 2.0B protocol as defined in the BOSCH specification. The M16C/6N4 group contains two CAN modules which can transmit and receive messages in both standard (11-bit) ID and extended (29-bit) ID formats.

Figure 1.19.1 shows a block diagram of the CAN module.

External CAN bus driver and receiver are required.




Figure 1.19.1 Block Diagram of CAN Module

CTx/CRx: CAN I/O pins.

Protocol controller: This controller handles the bus arbitration and the CAN protocol services, i.e. bit

timing, stuffing, error status etc.

Message box: This memory block consists of 16 slots that can be configured either as transmitter

or receiver. Each slot contains an individual ID, data length code, a data field

(8 bytes) and a time stamp.

Acceptance filter: This block performs filtering operation for received messages. For the filtering

operation, the CiGMR register (i = 0, 1), the CiLMAR register, or the CiLMBR

register is used.

16 bit timer: Used for the time stamp function. When the received message is stored in the

message memory, the timer value is stored as a time stamp.

Wake up function: CANO/1 wake up interrupt is generated by a message from the CAN bus.

Interrupt generation function: The interrupt events are provided by the CAN module. CANi successful reception

interrupt, CANi successful transmission interrupt, CAN0/1 error interrupt, and

CAN0/1 wake up interrupt.

CAN Module-Related Registers

The CANi (i = 0, 1) modules have the following registers.

(1) CAN Message Box

A CAN module is equipped with 16 slots (16 bytes or 8 words each). Slots 14 and 15 can be used as Basic CAN.

- Priority of the slots: The smaller the number of the slot, the higher the priority, in both transmission and reception.
- A program can define whether a slot is defined as transmitter or receiver.

(2) Acceptance Mask Registers

A CAN module is equipped with 3 masks for the acceptance filter.

- CANi global mask register (CiGMR register: 6 bytes)
 Configuration of the masking condition for acceptance filtering processing to slots 0 to 13
- CANi local mask A register (CiLMAR register: 6 bytes)
 Configuration of the masking condition for acceptance filtering processing to slot 14
- CANi local mask B register (CiLMBR register: 6 bytes)
 Configuration of the masking condition for acceptance filtering processing to slot 15

(3) CAN SFR Registers

- CANi message control register j (CiMCTLj register: 8 bits × 16) (j = 0 to 15)
 Control of transmission and reception of a corresponding slot
- CANi control register (CiCTLR register: 16 bits)
 Control of the CAN protocol
- CANi status register (CiSTR register: 16 bits)
 Indication of the protocol status
- CANi slot status register (CiSSTR register: 16 bits)
 Indication of the status of contents of each slot
- CANi interrupt control register (CiICR register: 16 bits)
 Selection of "interrupt enabled or disabled" for each slot
- CANi extended ID register (CiIDR register: 16 bits)
 Selection of ID format (standard or extended) for each slot
- CANi configuration register (CiCONR register: 16 bits)

Configuration of the bus timing

- CANi receive error count register (CiRECR register: 8 bits)
 Indication of the error status of the CAN module in reception: the counter value is incremented or decremented according to the error occurrence.
- CANi transmit error count register (CiTECR register: 8 bits)
 Indication of the error status of the CAN module in transmission: the counter value is incremented or decremented according to the error occurrence.
- CANi time stamp register (CiTSR register: 16 bits)
 Indication of the value of the time stamp counter
- CANi acceptance filter support register (CiAFS register: 16 bits)
 Decoding the received ID for use by the acceptance filter support unit

Explanation of each register is given below.



CANi Message Box (i = 0, 1)

Table 1.19.1 shows the memory mapping of the CANi message box.

It is possible to access to the message box in byte or word.

Mapping of the message contents differs from byte access to word access. Byte access or word access can be selected by the MsgOrder bit of the CiCTLR register.

Table 1.19.1 Memory Mapping of CANi Message Box (n = 0 to 15: the number of the slot)

Addı	ress	Message content (Memory mapping)		
CAN0	CAN1	Byte access (8 bits)	Word access (16 bits)	
0060 ₁₆ + n •16 + 0	026016 + n •16 + 0	SID10 to SID6	SID ₅ to SID ₀	
0060 ₁₆ + n •16 + 1	0260 ₁₆ + n •16 + 1	SID ₅ to SID ₀	SID ₁₀ to SID ₆	
0060 ₁₆ + n •16 + 2	0260 ₁₆ + n •16 + 2	EID17 to EID14	EID13 to EID6	
0060 ₁₆ + n •16 + 3	026016 + n •16 + 3	EID13 to EID6	EID17 to EID14	
0060 ₁₆ + n •16 + 4	0260 ₁₆ + n •16 + 4	EID5 to EID0	Data Length Code (DLC)	
0060 ₁₆ + n •16 + 5	0260 ₁₆ + n •16 + 5	Data Length Code (DLC)	EID5 to EID0	
0060 ₁₆ + n •16 + 6	0260 ₁₆ + n •16 + 6	Data byte 0	Data byte 1	
0060 ₁₆ + n •16 + 7	0260 ₁₆ + n •16 + 7	Data byte 1	Data byte 0	
: 0060 ₁₆ + n •16 + 13	; 0260 ₁₆ + n •16 + 13	: Data byte 7	: Data byte 6	
0060 ₁₆ + n •16 + 14	0260 ₁₆ + n •16 + 14	Time stamp high-order byte	Time stamp low-order byte	
0060 ₁₆ + n •16 + 15	0260 ₁₆ + n •16 + 15	Time stamp low-order byte	Time stamp high-order byte	

i = 0, 1

Figures 1.19.2 and 1.19.3 show the bit mapping in each slot in byte access and word access. The content of each slot remains unchanged unless transmission or reception of a new message is performed.




Figure 1.19.2 Bit Mapping in Byte Access




Figure 1.19.3 Bit Mapping in Word Access

Acceptance Mask Registers

Figures 1.19.4 and 1.19.5 show the CiGMR register (i = 0, 1), the CiLMAR register, and the CiLMBR register, in which bit mapping in byte access and word access are shown.




Figure 1.19.4 Bit Mapping of Mask Registers in Byte Access




Figure 1.19.5 Bit Mapping of Mask Registers in Word Access

CAN SFR Registers

CiMCTLj Register (i = 0, 1, j = 0 to 15)

Figure 1.19.6 shows the CiMCTLj register.




Figure 1.19.6 CiMCTLj Register

CiCTLR Register (i = 0, 1)

Figure 1.19.7 shows the CiCTLR register.




Figure 1.19.7 CiCTLR Register

CiSTR Register (i = 0, 1)

Figure 1.19.8 shows the CiSTR register.




Figure 1.19.8 CiSTR Register

CiSSTR Register (i = 0, 1)

Figure 1.19.9 shows the CiSSTR register.




Figure 1.19.9 CiSSTR Register

CilCR Register (i = 0, 1)

Figure 1.19.10 shows the CilCR register.




Figure 1.19.10 CilCR Register

CiIDR Register

Figure 1.19.11 shows the CiIDR register.




Figure 1.19.11 CiIDR Register

CiCONR Register (i = 0, 1)

Figure 1.19.12 shows the CiCONR register.




Figure 1.19.12 CiCONR Register

CiRECR Register (i = 0, 1)

Figure 1.19.13 shows the CiRECR register.




Figure 1.19.13 CiRECR Register

CiTECR Register (i = 0, 1)

Figure 1.19.14 shows the CiTECR register.




Figure 1.19.14 CiTECR Register

CiTSR Register (i = 0, 1)

Figure 1.19.15 shows the CiTSR register.




Figure 1.19.15 CiTSR Register

CiAFS Register (i = 0, 1)

Figure 1.19.16 shows the CiAFS register.




Figure 1.19.16 CiAFS Register

Operational Modes

The CAN module has the following three operational modes.

- CAN Reset/Initialization Mode
- CAN Sleep Mode
- CAN Operation Mode

Figure 1.19.17 shows transition between operational modes.




Figure 1.19.17 Transition Between Operational Modes

CAN Reset/Initialization Mode

The CAN reset/initialization mode is activated upon MCU reset or by setting the Reset bit of the CiCTLR register (i = 0, 1). It can be observed by reading the State_Reset bit of the CiSTR register. Entering the CAN reset/initialization mode initiates the following functions by the module:

- Suspend all communication functions. When the CAN reset/initialization mode is activated during an
 ongoing transmission in operation mode, the module suspends the mode transition until completion
 of the transmission (successful, arbitration loss, or error detection) and then sets the State_Reset bit.
- Initialization of CiMCTLj (j = 0 to 15), CiSTR, CilCR, CilDR, CiRECR, CiTECR and CiTSR registers to their reset values. All these registers are locked to prevent CPU modification.
- The CiCTLR and CiCONR registers and the message box retain their contents and are available for CPU access.

CAN Operation Mode

The CAN operation mode is activated by clearing the Reset bit of the CiCTLR register. Entering the operation mode initiates the following functions by the module:

- The module's communication functions are released and it becomes an active node on the network and may transmit and receive CAN messages.
- Release the internal fault confinement logic including receive and transmit error counters. The module may leave the CAN operation mode depending on the error counts.

Within the CAN operation mode the module may be in three different sub modes, depending on which type of communication functions are performed:

- Module idle: The modules receive and transmit sections are inactive.
- Module receives: The module receives a CAN message sent by another node.
- Module transmits: The module transmits a CAN message. The module may receive its own message simultaneously when the loopback function is enabled.

Figure 1.19.18 shows sub modes of the CAN operation mode.




Figure 1.19.18 Sub Modes of CAN Operation Mode

CAN Sleep Mode

The CAN sleep mode is activated by setting the Sleep bit of the CiCTLR register. It should never be activated from the CAN operation mode but only via the CAN reset/initialization mode. Entering the CAN sleep mode instantly stops the modules clock supply and thereby reduces power dissipation.

Bus off State

The bus off state is entered according to the fault confinement rules of the CAN specification. It can be quit instantly to error active state by setting the RetBusOff bit of the CiCTLR register to "1" (force return from buss off) and CAN communication becomes possible again. This does not alter any CAN registers, except CiRECR and CiTECR registers.

Configuration of the CAN Module System Clock

The M16C/6N4 group has a CAN module system clock select circuit dedicated to each channel.

Configuration of the CAN module system clock can be done through manipulating the CCLKR register and the BRP bits of the CiCONR registers (i = 0, 1).

For the CCLKR register, refer to "Clock Generation Circuit".

Figure 1.19.19 shows a block diagram of the clock generation circuit of the CAN module system.




Figure 1.19.19 Block Diagram of CAN Module System Clock Generation Circuit

CAN Bus Timing Control

Bit Timing Configuration

The bit time consists of the following four segments:

- Synchronization segment (SS)

 This serves for monitoring a falling edge for synchronization.
- Propagation time segment (PTS)
 This segment absorbs physical delay on the CAN network which amounts to double the total sum of delay on the CAN bus, the input comparator delay, and the output driver delay.
- Phase buffer segment 1 (PBS1)
 This serves for compensating the phase error. When the falling edge of the bit falls later than expected, the segment can become longer by the maximum of the value defined in SJW.
- Phase buffer segment 2 (PBS2)
 This segment has the same function as the phase buffer segment 1. When the falling edge of the bit falls earlier than expected, the segment can become shorter by the maximum of the value defined in SJW.

Figure 1.19.20 shows the bit timing.




Figure 1.19.20. Bit Timing

Baud Rate

Baud rate depends on X_{IN} , the division value of the CAN module system clock, the division value of the prescaler for baud rate, and the number of Tq of one bit.

Table 1.19.2 shows the examples of baud rate.

Table 1.19.2 Examples of Baud Rate

Baud rate	20 MHz	16 MHz	10 MHz	8 MHz
1 Mbps	10Tq (1)	8Tq (1)	_	_
500 kbps	10Tq (2)	8Tq (2)	10Tq (1)	8Tq (1)
	20Tq (1)	16Tq (1)	_	_
125 kbps	10Tq (8)	8Tq (8)	10Tq (4)	8Tq (4)
	20Tq (4)	16Tq (4)	20Tq (2)	16Tq (2)
83.3 kbps	10Tq (12)	8Tq (12)	10Tq (6)	8Tq (6)
	20Tq (6)	16Tq (6)	20Tq (3)	16Tq (3)
33.3 kbps	10Tq (30)	8Tq (30)	10Tq (15)	8Tq (15)
	20Tq (15)	16Tq (15)	_	_

Note: The number in () indicates a value of "fcan division value" multiplied by "division value of the prescaler for baud rate".

Calculation of Baud Rate

XIN

2 × "fCAN division value (Note 1)" × "division value of prescaler for baud rate (Note 2)" × "number of Tq of one bit"

Note 1: fcan division value = 1, 2, 4, 8, 16

fcan division value: a value selected in the CCLKR register

Note 2: Division value of prescaler for baud rate = P + 1 (P: 0 to 15)

P: a value selected in the BRP bit of the CiCONR register (i = 0, 1)

Acceptance Filtering Function and Masking Function

These functions serve the users to select and receive a facultative message. The CiGMR register (i =0, 1), the CiLMAR register, and the CiLMBR register can perform masking to the standard ID and the extended ID of 29 bits. The CiGMR register corresponds to slots 0 to 13, the CiLMAR register corresponds to slot 14, and the CiLMBR register corresponds to slot 15. The masking function becomes valid to 11 bits or 29 bits of a received ID according to the value in the corresponding slot of the CiIDR register upon acceptance filtering operation. When the masking function is employed, it is possible to receive a certain range of IDs. Figure 1.19.21 shows correspondence of the mask registers and slots, Figure 1.19.22 shows the acceptance function.




Figure 1.19.21 Correspondence of Mask Registers to Slots




Figure 1.19.22 Acceptance Function

When using the acceptance function, note the following points.

- (1) When one ID is defined in two slots, the one with a smaller number alone is valid.
- (2) When it is configured that slots 14 and 15 receive all IDs with Basic CAN mode, slots 14 and 15 receive all IDs which are not stored into slots 0 to 13.

Acceptance Filter Support Unit (ASU)

The acceptance filter support unit has a function to judge valid/invalid of a received ID through table search. The IDs to receive are registered in the data table; a received ID is stored in the CiAFS register (i = 0, 1), and table search is performed with a decoded received ID. The acceptance filter support unit can be used for the IDs of the standard frame only.

The acceptance filter support unit is valid in the following cases.

- When the ID to receive cannot be masked by the acceptance filter. (Example) IDs to receive: 078₁₆, 087₁₆, 111₁₆
- When there are too many IDs to receive; it would take too much time to filter them by software.

Figure 1.19.23 shows the write and read of CiAFS register in word access.




Figure 1.19.23 Write/read of CiAFS Register in Word Access

Basic CAN Mode

When the BasicCAN bit of the CiCTLR register (i = 0, 1) is set to "1", slots 14 and 15 correspond to Basic CAN mode. When slots 14 and 15 are defined as reception slots in Basic CAN mode, received messages are stored in slots 14 and 15 alternately.

Figure 1.19.24 shows the operation of slots 14 and 15 in Basic CAN mode.




Figure 1.19.24 Operation of Slots 14 and 15 in Basic CAN Mode

When configuring Basic CAN mode, note the following points.

- (1) Selection of Basic CAN mode has to be done in reset/initialization mode.
- (2) Select the same ID for slots 14 and 15. Also, configuration of the CiLMAR register and that of the CiLMBR register has to be the same.
- (3) Define slots 14 and 15 as reception slot only.
- (4) There is no protection available against message overwrite. A message can be overwritten by a new message.
- (5) Slots 0 to 13 can be used in the same way as in normal CAN operation mode.

Return from Bus off Function

When the protocol controller enters bus off state, it is possible to make it forced return from bus off state by the return from bus off function of the CiCTLR register (i = 0, 1). At this time, the error state changes from bus off state to error active state. Implementation of this function initializes the protocol controller. However, registers of the CAN module such as CiCONR register and the content of each slot are not initialized.

Time Stamp Counter and Time Stamp Function

When the CiTSR register is read, the value of the time stamp counter at the moment is read. The period of the time stamp counter reference clock is the same as that of 1 bit time that is configured by the CiCONR register. The time stamp counter functions as a free run counter.

The 1 bit time period can be divided by 1 (undivided), 2, 4 or 8 to produce the time stamp counter reference clock. Use the TSPreScale bits 1 and 0 of the CiCTLR register to select the divide-by-n value.

The time stamp counter is equipped with a register that captures the counter value when the protocol controller regards it as a successful reception. The captured value is stored when a time stamp value is stored in a reception slot.

Listen-Only Mode

When the RXOnly bit of the CiCTLR register is set to "1", the module enters listen-only mode. In listen-only mode, no transmission -- data frames, error frames, and ACK response -- is performed to bus.



Reception and Transmission

Configuration of CAN Reception and Transmission Mode

Table 1.19.3 shows configuration of CAN reception and transmission mode.

Table 1.19.3 Configuration of CAN Reception and Transmission Mode

TrmReq	RecReq	Remote	RspLock	Communication mode of the slot
0	0			Communication environment configuration mode: configure the communication mode of the slot.
0	1	0	0	Configured as a reception slot for a data frame.
1	0	1	0	Configured as a transmission slot for a remote frame. (At this time the RemActive bit is "1".)
				After completion of transmission, this functions as a reception slot for a data frame. (At this time the RemActive bit is "0".)
				However, when an ID that matches on the CAN bus is detected before remote frame transmission, this immediately functions as a reception slot for a data frame.
1	0	0	0	Configured as a transmission slot for a data frame.
0	1	1	1/0	Configured as a reception slot for a remote frame. (At this time the RemActive bit is "1".)
				After completion of reception, this functions as a transmission slot for a data frame. (At this time the RemActive bit is "0".)
				However, transmission does not start as long as RspLock bit remains "1"; thus no automatic remote frame response. Response (transmission) starts when RspLock bit is set to "0".

RemActive bit, RspLock bit: CiMCTLj register's bits (i = 0, 1, j = 0 to 15)

When configuring a slot as a reception slot, note the following points.

- (1) Before configuring a slot as a reception slot, be sure to set the CiMCTLj registers (i = 0, 1, j = 0 to 15) to " 00_{16} ".
- (2) A received message is stored in a slot that matches the condition first according to the result of reception mode configuration and acceptance filtering operation. Upon deciding in which slot to store, the smaller the number of the slot is, the higher priority it has.
- (3) In normal CAN operation mode, when a CAN module transmits a message of which ID matches, the CAN module never receives the transmitted data. In loop back mode, however, the CAN module receives back the transmitted data. In this case, the module does not return ACK.

When configuring a slot as a transmission slot, note the following points.

- (1) Before configuring a slot as a transmission slot, be sure to set the CiMCTLj registers to "0016".
- (2) Set the TrmReq bit in the CiMCTLj register to "0" (not transmission slot) before rewriting a transmission slot.
- (3) A transmission slot should not be rewritten when the TrmActive bit in the CiMCTLj register is "1" (transmitting).
 - If it is rewritten, an indeterminate data will be transmitted.

Reception

Figure 1.19.25 shows the behavior of the module when receiving two consecutive CAN messages, that fit into the slot of the shown CiMCTLj register (i = 0, 1, j = 0 to 15) and leads to losing/overwriting of the first message.




Figure 1.19.25 Timing of Receive Data Frame Sequence

- On monitoring a SOF on the CAN bus the RecState bit in the CiSTR register (i = 0, 1) becomes "1" (CAN module is receiver) immediately, given the module has no transmission pending (refer to "Transmission").
- 2) After successful reception of the message the NewData bit in the CiMCTLj register (j = 0 to 15) of the receiving slot becomes "1" (stored new data in slot). The InvalData bit in the CiMCTLj register becomes "1" (message is being updated) at the same time and the InvalData bit becomes "0" (message is valid) again after the complete message was transferred to the slot.
- 3) When the interrupt enable bit in the CilCR register of the receiving slot = 1 (interrupt enabled), the successful reception interrupt request is occurred and the MBOX bit in the CiSTR register changes. It shows the slot number where the message was stored and the RecSucc bit in the CiSTR register is active.
- 4) After reading out the message out of the slot, the CPU should set the New Data bit to "0" (the content of the slot is read or still under processing by the CPU).
- 5) If the NewData bit is not set to "0" by the CPU and the Receive request for the slot is not disabled before the next successful reception of a CAN message that is fitting in this slot the MsgLost bit in the CiMCTLj register becomes "1" (message has been overwritten). The new received message is transferred to the slot. The interrupt request and change of the CiSTR register is same as in 3).

Transmission

Figure 1.19.26 shows the timing of the transmit sequence.




Figure 1.19.26 Timing of Transmit Sequence

- 1) If one or more of the slots of a module has a request for transmission, the module attempts to start the transmission at the next possible time (depending on the bus condition).
- 2) The TrmActive bit in the CiMCTLj register (i = 0, 1, j = 0 to 15) of the lowest slot with transmit request is set to "1" (transmitting). Also the TrmState bit in the CiSTR register is set to "1" (transmitter). If the arbitration is lost against another CAN node both bits are set to "0" (idle) again (A).
- 3a) When the arbitration was won, but the transmission was not successful; The module will attempt to re-transmit.
- 3b) When the arbitration was won and the transmission has been successful;

 The SentData bit in the CiMCTLj register is set to "1" (transmission is successfully completed) and

 TrmSucc bit in the CiSTR register is set to "1" (transmitted a message successfully). If the according interrupt enable bit in the CilCR register is "1", the successful transmission interrupt request is occurred.

 The number of the slot that was transmitted can be found in MBOX bit in the CiSTR register.
- 4) After a successful transmission, the module will not attempt to send the slot again until it is reactivated. To reactivate a slot for transmission, first the TrmReq bit in the CiMCTLj register has to be set to "0" (not transmission slot). Then the Sent Data bit in the CiMCTLj register can be set to "0" (transmission is not started or completed yet) and the TrmReq bit is can be set to "1" (transmission slot) again (B). Note that the SentData bit is locked and cannot be set to "0" as long as TrmReq bit =1.

CAN Interrupts

The CAN module provides the following CAN interrupts.

- CAN0 Successful Reception Interrupt
- CANO Successful Transmission Interrupt
- CAN1 Successful Reception Interrupt
- CAN1 Successful Transmission Interrupt
- CAN0/1 Error Interrupt

Error Passive State

Error BusOff State

Bus Error (this feature can be disabled separately)

• CAN0/1 Wake Up Interrupt

When the CPU detects a successful reception/transmission interrupt request, the MBOX bit in the CiSTR register (i = 0, 1) must be read to determine which slot has generated the interrupt request.



Programmable I/O Ports

The programmable input/output ports (hereafter referred to simply as "I/O ports") consist of 87 lines P0 to P10 (except P85). Each port can be set for input or output every line by using a direction register, and can also be chosen to be or not be pulled high every 4 lines. P85 is an input-only port and does not have a pull-up resistor. Port P85 shares the pin with $\overline{\text{NMI}}$, so that the $\overline{\text{NMI}}$ input level can be read from the P8 register P8 5 bit.

Figures 1.20.1 to 1.20.5 show the I/O ports. Figure 1.20.6 shows the I/O pins.

Each pin functions as an I/O port, a peripheral function input/output, or a bus control pin.

For details on how to set peripheral functions, refer to each functional description in this manual. If any pin is used as a peripheral function input or D-A converter output pin, set the direction bit for that pin to "0" (input mode). Any pin used as an output pin for peripheral functions other than the D-A converter is directed for output no matter how the corresponding direction bit is set.

When using any pin as a bus control pin, refer to "Bus Control."

(1) Port Pi Direction Register (PDi Register, i = 0 to 10)

Figure 1.20.7 shows the PDi register.

This register selects whether the I/O port is to be used for input or output. The bits in this register correspond one for one to each port.

During memory expansion and microprocessor modes, the PDi registers for the pins functioning as bus control pins (Ao to A19, Do to D15, CSo to CS3, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA, and BCLK) cannot be modified.

No direction register bit for P8₅ is available.

(2) Port Pi Register (Pi Register, i = 0 to 10)

Figure 1.20.8 shows the Pi register.

Data input/output to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to hold the input/output data and a circuit to read the pin status. For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.

For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. The bits in the Pi register correspond one for one to each port.

During memory expansion and microprocessor modes, the PDi registers for the pins functioning as bus control pins (Ao to A19, Do to D15, CSo to CS3, \overline{RD} , $\overline{WRL/WR}$, $\overline{WRH/BHE}$, ALE, \overline{RDY} , \overline{HOLD} , \overline{HLDA} , and BCLK) cannot be modified.

(3) Pull-up Control Register j (PURj Register, j = 0 to 2)

Figure 1.20.9 shows the PURj register.

The PURj register bits can be used to select whether or not to pull the corresponding port high in 4 bit units. The port selected to be pulled high has a pull-up resistor connected to it when the direction bit is set for input mode.

However, the pull-up control register has no effect on P0 to P3, P4o to P4a, and P5 during memory expansion and microprocessor modes. Although the register contents can be modified, no pull-up resistors are connected.

(4) Port Control Register (PCR Register)

Figure 1.20.10 shows the PCR register.

When the P1 register is read after setting the PCR register's PCR0 bit to "1", the corresponding port latch can be read no matter how the PD1 register is set.

Tables 1.20.1 and 1.20.2 list an example connection of unused pins. Figure 1.20.11 shows an example connection of unused pins.






Figure 1.20.1 I/O Ports (1)




Figure 1.20.2 I/O Ports (2)




Figure 1.20.3 I/O Ports (3)




Figure 1.20.4 I/O Ports (4)




Figure 1.20.5 I/O Ports (5)





Figure 1.20.6 I/O Pins



Note 1: Make sure the PD7 and PD9 registers are written to by the next instruction after setting the PRCR register's PRC2 bit to "1" (write enabled).

Note 2: During memory expansion and microprocessor modes, the PD register for the pins functioning as bus control pins (Ao to A19, Do to D15, \overline{CSO} to \overline{CSO} , \overline{RD} , $\overline{WRL/WR}$, $\overline{WRH/BHE}$, ALE, \overline{RDY} , HOLD, HLDA and BCLK) cannot be modified.

Port P8 direction register





Figure 1.20.7 PD0 to PD10 Registers



Note 1: During memory expansion and microprocessor modes, the Pi register for the pins functioning as bus control pins (Ao to A19, Do to D15, \overline{CSO} to \overline{CSO} , \overline{RD} , $\overline{WRL/WR}$, $\overline{WRH/BHE}$, ALE, \overline{RDY} , HOLD, HLDA and BCLK) cannot be modified.

Note 2: Since P71 and P91 are N channel open-drain ports, the data is high-impedance.

Port P8 register






Figure 1.20.8 P0 to P10 Registers



Note 1: During memory expansion and microprocessor modes, the pins are not pulled high although their corresponding register contents can be modified.

Note 2: The pin for which this bit is "1" (pulled high) and the direction bit is "0" (input mode) is pulled high.

Pull-up control register 1




Note 1: The values after hardware reset is as follows:

- 000000002 when input on CNVss pin is "L".
- 000000102 when input on CNVss pin is "H".

The values after software reset, watchdog timer reset and oscillation stop detection reset are as follows:

- 000000002 when PM 01 to PM00 bits of PM0 register are "002" (single-chip mode).
- 000000102 when PM 01 to PM00 bits of PM0 register are "012" (memory expansion mode) or "112" (microprocessor mode).
- Note 2: During memory expansion and microprocessor modes, the pins are not pulled high although their corresponding register contents can be modified.
- Note 3: If the PM01 to PM00 bits are set to "012" (memory expansion mode) or "112" (microprocessor mode) in a program during single-chip mode, the PU11 bit becomes "1".
- Note 4: The P71 pin does not have pull-up.
- Note 5: The pin for which this bit is "1" (pulled high) and the direction bit is "0" (input mode) is pulled high.

Pull-up control register 2



Note 1: The P85 pin does not have pull-up.

Note 2: The P91 pin does not have pull-up.

Note 3: The pin for which this bit is "1" (pulled high) and the direction bit is "0" (input mode) is pulled high.

Figure 1.20.9 PUR0 to PUR2 Registers




Figure 1.20.10 PCR Register

Table 1.20.1 Unassigned Pin Handling in Single-chip Mode

Pin name	Connection
Ports P0 to P7, P8o to P84,	After setting for input mode, connect every pin to Vss via a resistor (pull-down);
P86, P87, P9, P10	or after setting for output mode, leave these pins open. (Notes 1, 2, 3)
Хоит (Note 4)	Open
NMI(P8 ₅)	Connect via resistor to Vcc (pull-up)
AVcc	Connect to Vcc
AVss, VREF, BYTE	Connect to Vss

- Note 1: When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode. Furthermore, by considering a possibility that the contents of the direction registers could be changed by noise or noise-induced runaway, it is recommended that the contents of the direction registers be periodically reset in software, for the increased reliability of the program.
- Note 2: Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm).
- Note 3: When the ports P7₁ and P9₁ are set for output mode, make sure a low-level signal is output from the pins. The ports P7₁ and P9₁ are N-channel open-drain outputs.
- Note 4: With external clock input to XIN pin.

Table 1.20.2 Unassigned Pin Handling in Memory Expansion Mode and Microprocessor Mode

Pin name	Connection
Ports P0 to P7, P8 ₀ to P8 ₄ ,	After setting for input mode, connect every pin to Vss via a resistor (pull-down);
P8 ₆ , P8 ₇ , P9, P10	or after setting for output mode, leave these pins open. (Notes 1, 2, 3, 4)
P45/CS1 to P47/CS3	Connect to Vcc via a resistor (pulled high) by setting the PD4 register's
	corresponding direction bit for $\overline{\text{CS}}_i$ (i = 1 to 3) to "0" (input mode) and
	the CSR register's $\overline{\text{CS}}_i$ bit to "0" (chip select disabled).
BHE, ALE, HLDA,	Open
Xout (Note 5), BCLK (Note 6)	
HOLD, RDY, NMI(P8₅)	Connect via resistor to Vcc (pull-up)
AVcc	Connect to Vcc
AVss, VREF	Connect to Vss

- Note 1: When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode. Furthermore, by considering a possibility that the contents of the direction registers could be changed by noise or noise-induced runaway, it is recommended that the contents of the direction registers be periodically reset in software, for the increased reliability of the program.
- Note 2: Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm).
- Note 3: If the CNVss pin has the Vss level applied to it, these pins are set for input ports until the processor mode is switched over in a program after reset. For this reason, the voltage levels on these pins become indeterminate, causing the power supply current to increase while they remain set for input ports.
- Note 4: When the ports P7₁ and P9₁ are set for output mode, make sure a low-level signal is output from the pins. The ports P7₁ and P9₁ are N-channel open-drain outputs.
- Note 5: With external clock input to X_{IN} pin.
- Note 6: If the PM0 register's PM07 bit is set to "1" (BCLK not output), connect this pin to Vcc via a resistor. (pulled high).




Figure 1.20.11 Unassigned Pins Handling

Electrical Characteristics

Table 1.21.1 Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated value	Unit
V _{CC1}	Supply v	oltage	Vcc1=AVcc	-0.3 to 6.5	V
V _{CC2}	Supply v	oltage	V _{CC2}	-0.3 <vcc2=vcc1< td=""><td>V</td></vcc2=vcc1<>	V
AVcc	Analog s	upply voltage	Vcc1=AVcc	-0.3 to 6.5	V
Vı	Input voltage	RESET, CNVss, BYTE, P60~P67, P70, P72~P77, P80~P87, P90, P92~P97, P100~P107, VREF, XIN		-0.3 to Vcc1+0.3	V
		P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇		-0.3 to Vcc2+0.3	V
		P7 ₁ , P9 ₁		-0.3 to 6.5	V
Vo	Output voltage	P60~P67, P70, P72~P77, P80~P84, P86, P87, P90, P92~P97, P100~P107, Xout		-0.3 to Vcc1+0.3	V
		P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇		-0.3 to Vcc2+0.3	V
		P7 ₁ , P9 ₁		-0.3 to 6.5	V
Pd	Power di	ssipation	T _{opr} =25°C	700	mW
Topr	Operating	g ambient temperature		-40 to 85/-40 to 125 (option)	°C
T _{stg}	Storage t	temperature		-65 to 150	°C

option: If you desire this option, please so specify.

Table 1.21.2 Recommended Operating Conditions (Note 1)

Cymbal	Parameter		Darameter			Standard		Linit
Symbol			Parameter		Min.	Тур.	Max.	Unit
Vcc1, Vcc2	Supply voltaç	ge (Vcc1=Vcc2)			4.2	5.0	5.5	V
AVcc	Analog suppl	y voltage				Vcc		V
Vss	Supply voltage	ge				0		V
AVss	Analog suppl	y voltage				0		V
ViH	HIGH input	P31~P37, P40~	P47, P50~P57, P60~P6	7,	0.8Vcc		Vcc	V
	voltage	P70, P72~P77,	P80~P87, P90, P92~P97	⁷ , P10₀∼P10 ₇ ,				
		XIN, RESET, C	NVss, BYTE					
		P7 ₁ , P9 ₁			0.8Vcc		6.5	V
		P0 ₀ ~P0 ₇ , P1 ₀ ~	P17, P20~P27, P30 (Dur	ing single-chip mode)	0.8Vcc		Vcc	V
		P0 ₀ ~P0 ₇ , P1 ₀ ~	P17, P20~P27, P30		0.5Vcc		Vcc	V
		(Data input during	memory expansion and m	icroprocessor modes)				
VIL	LOW input	P31~P37, P40~	P47, P50~P57, P60~P6	7,	0		0.2Vcc	V
	voltage	P70~P77, P80~	P87, P90~P97, P100~P	107,				
		XIN, RESET, C	NVss, BYTE					
		P00~P07, P10~	P17, P20~P27, P30 (Dur	ing single-chip mode)	0		0.2Vcc	V
		P0 ₀ ~P0 ₇ , P1 ₀ ~	P17, P20~P27, P30		0		0.16Vcc	V
		(Data input during	memory expansion and m	icroprocessor modes)				
OH (peak)	HIGH peak o	utput P00~P07	, P10~P17, P20~P27, P	3₀~P3 ₇ ,			-10.0	mA
	current		, P50~P57, P60~P67, P					
		P80~P84	, P8 ₆ , P8 ₇ , P9 ₀ , P9 ₂ ~P	97, P100~P107				
IOH (avg)	HIGH averag	e P00~P07	, P10~P17, P20~P27, P	3₀~P3 ₇ ,			-5.0	mA
	output curren	nt P40~P47	, P50~P57, P60~P67, P	70, P72~P77,				
		P80~P84	, P8 ₆ , P8 ₇ , P9 ₀ , P9 ₂ ~P	97, P100~P107				
OL (peak)	LOW peak or	utput P00~P07	, P10~P17, P20~P27, P	3₀~P3 ₇ ,			10.0	mA
	current	P40~P47	, P50~P57, P60~P67, P	70~P7 ₇ ,				
		P80~P84	, P8 ₆ , P8 ₇ , P9 ₀ ~P9 ₇ , P	10₀~P10 ₇				
OL (avg)	LOW average	e P00~P07	, P10~P17, P20~P27, P	3 ₀ ~P3 ₇ ,			5.0	mA
	output curren	nt P40~P47	, P50~P57, P60~P67, P	70~P7 ₇ ,				
		P80~P84	, P8 ₆ , P8 ₇ , P9 ₀ ~P9 ₇ , P	10₀~P10 ₇				
f(X _{IN})	Main clock in		Mask ROM version	Vcc=4.2 to 5.5V	0		16	MHz
	oscillation frequ		Flash memory version					
	(Notes 4, 5 a							
f(Xcin)		cillation freque	ncy			32.768	50	kHz
f(Ring)	_	on frequency				1		MHz
f(PLL)		cillation freque	ncy				20	MHz
f(BCLK)	CPU operation			Vcc=4.2 to 5.5V	0		20	MHz
tsu(PLL)	PLL frequenc	y synthesizer s	stabilization wait time				20	ms

Note 1: Referenced to Vcc = 4.2 to 5.5 V at Topr = -40 to 85 °C unless otherwise specified.

Note 2: The mean output current is the mean value within 100 ms.

Note 3: The total IoL (peak) for ports P0, P1, P2, P86, P87, P9 and P10 must be 80mA max. The total IoL (peak) for ports P3, P4, P5, P6, P7 and P80 to P84 must be 80mA max. The total IoH (peak) for ports P0, P1, and P2 must be –40mA max. The total IoH (peak) for ports P3, P4 and P5 must be –40mA max. The total IoH (peak) for ports P6, P7 and P80 to P84 must be –40mA max. The total IoH (peak) for ports P86, P87, P9 and P10 must be –40mA max.

Note 4: Relationship between main clock oscillation frequency and supply voltage is shown right.

Note 5: Execute program /erase of flash memory by $V_{\text{CC}} = 5.0 \pm 0.5 \text{ V}.$

Note 6: When using 16 MHz or more, use PLL clock.




Table 1.21.3 Electrical Characteristics (Note 1)

Symbol	Parameter			Меас	uring condition		tandar		Unit
•					uring condition	Min.	Тур.	Max.	
Vон	HIGH output voltage	P40~P47, P50~P	P17, P20~P27, P30~P37, 57, P60~P67, P70, P72~P77, 67, P90, P92~P97, P100~P107	Іон=-5mA		Vcc-2.0		Vcc	V
Vон	HIGH output voltage	P40~P47, P50~P	P17, P20~P27, P30~P37, 57, P60~P67, P70, P72~P77, 17, P90, P92~P97, P100~P107	Іон=—200µ <i>А</i>	A	Vcc-0.3		Vcc	V
Vон	HIGH output	Хоит	HIGHPOWER	Іон=–1 тА		3.0		Vcc	V
	voltage '		LOWPOWER	Іон=−0.5m/	1	3.0		Vcc	
	HIGH output	Хсоит	HIGHPOWER	With no loa			2.5		V
	voltage .		LOWPOWER	With no loa	d applied		1.6		
Vol	LOW output voltage	P4 ₀ ~P4 ₇ , P5 ₀ ~	P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P5 ₇ , P6 ₀ ~P6 ₇ , P7 ₀ ~P7 ₇ ,	IoL=5mA				2.0	V
			P87, P90~P97, P100~P107					2.45	L.,
Vol	LOW output voltage	P40~P47, P50~	P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , P5 ₇ , P6 ₀ ~P6 ₇ , P7 ₀ ~P7 ₇ , P8 ₇ , P9 ₀ ~P9 ₇ , P10 ₀ ~P10 ₇	IoL=200µA				0.45	V
Vol	LOW output	Xout	HIGHPOWER	loL=1mA				2.0	V
. 02	voltage		LOWPOWER	IoL=0.5mA				2.0	1
		Хсоит	HIGHPOWER	With no loa	d applied		0		V
	LOW output voltage		LOWPOWER	With no loa			0		1
V _T +-V _T -	Hysteresis	CTS ₀ ~CTS ₂ , S	•			0.2		1.0	V
V _T +-V _T -	Hysteresis	RESET	, NIO NIO, I INDO I INDE, OINO			0.2		2.2	V
I _{IH}	HIGH input	P0 ₀ ~P0 ₇ , P1 ₀ ~	P17, P20~P27, P30~P33, P57, P60~P67, P70~P77,	V=5V		0.2		5.0	μA
		P80~P87, P90~ XIN, RESET, C	P97, P100~P107, NVss, BYTE						
lı.	LOW input current	P40~P47, P50~	P17, P20~P27, P30~P33, P57, P60~P67, P70~P77, P97, P100~P107, NVss. BYTE	V _I =0V				-5.0	μА
RPULLUP	Pull-up resistance	P0 ₀ ~P0 ₇ , P1 ₀ ~ P4 ₀ ~P4 ₇ , P5 ₀ ~P	P17, P20~P27, P30~P37, 57, P60~P67, P70, P72~P77, 17, P90, P92~P97, P100~P107	V _I =0V		30	50	170	kΩ
RfXIN	Feedback resi						1.5		ΜΩ
Rescin							1.5		MΩ
	Feedback resi		IN	At stop mod	40	0.0	13		V
VRAM	RAM retention		In cinalo obio modo		f(BCLK)=20MHz,	2.0	18	32	mA
Icc	Power supply (Vcc = 4.2 to 5		In single-chip mode, the output pins are open and other pins	IVIQSIC I TOM	No division, PLL operation No division, Ring oscillation		18	32	mA
			are Vss.	Flash memory	f(BCLK)=20MHz, No division, PLL operation		20	34	mA
				Flash memory Program	No division, Ring oscillation f(BCLK)=10MHz, Vcc=5V		1.8 15		mA mA
				Flash memory Erase	f(BCLK)=10MHz, Vcc=5V		25		mA
				Mask ROM	dissipation mode, ROM (Note 2)		25		μA
				Flash memory	f(BCLK)=32kHz, Low power dissipation mode, RAM (Note 2)		25		μA
				Mask DOM	f(BCLK)=32kHz, Low power dissipation mode, Flash memory (Note 2)		420		μΑ
				Mask ROM Flash memory	Ring oscillation, Wait mode f(BCLK)=32kHz, Wait mode (Note 3), Oscillation capacity High		50 8.5		μA μA
					f(BCLK)=32kHz, Wait mode (Note 3), Oscillation capacity Low		3.0		μA
					Stop mode, Topr = 25 °C		0.8	3.0	μΑ

Note 1: Referenced to Vcc = 4.2 to 5.5 V, Vss = 0 V at Topr = -40 to 85 °C, f(BCLK) = 20 MHz unless otherwise specified.

Note 2: This indicates the memory in which the program to be executed exists.

Note 3: With one timer operated using fc32.

Table 1.21.4 A-D Conversion Characteristics (Note 1)

Symbol		Parameter	Moa	suring condition	S	tandar	d	Unit
Syllibol		Farameter	iviea	suring condition	Min.	Тур.	Max.	OIIIL
_	Resolution		V _{REF} =V _{CC}				10	Bits
INL	Integral	10 bits	$V_{\text{REF}} = V_{\text{CC}}$	ANEX0, ANEX1 input,			±3	LSB
	non-linearity		=5V	ANo to AN7 input,				
	error			ANoo to ANoo input,				
				AN20 to AN27 input				
				External operation amp			±7	LSB
				connection mode				
		8 bits	VREF=AVC	=Vcc=5V			±2	LSB
_	Absolute	10 bits		ANEX0, ANEX1 input,			±3	LSB
	accuracy		=5V	AN₀ to AN₁ input,				
				ANoo to ANoo input,				
				AN ₂₀ to AN ₂₇ input				
				External operation amp			±7	LSB
				connection mode				
		8 bits	VREF=AVC	c=Vcc=5V			±2	LSB
DNL	Differential nor	n-linearity error					±1	LSB
_	Offset error						±3	LSB
_	Gain error						±3	LSB
RLADDER	Ladder resistar	nce	V _{REF} =V _{CC}		10		40	kΩ
tconv	Conversion time (10	bits), Sample & hold function available		=5V, φad=10MHz	3.3			μs
	Conversion time (8 b	oits), Sample & hold function available	VREF=VCC=	=5V, φad=10MHz	2.8			μs
t SAMP	Sampling time	<u> </u>		- 1				μs
VREF	Reference volta	age			2.0		Vcc	V
VIA	Analog input vo	oltage			0		VREF	V

Note 1: Referenced to Vcc = AVcc = VREF = 4.2 to 5.5 V, Vss = AVss = 0 V, -40 to 85 °C unless otherwise specified.


Table 1.21.5 D-A conversion Characteristics (Note 1)

Symbol	Parameter	Measuring condition	S	Unit		
	Farameter	wieasumg condition	Min.	Тур.	Max.	Oilit
_	Resolution				8	Bits
_	Absolute accuracy				1.0	%
tsu	Setup time				3	μs
Ro	Output resistance		4	10	20	kΩ
Ivref	Reference power supply input current	(Note 2)			1.5	mA

Note 1: Referenced to Vcc = AVcc = VREF = 4.2 to 5.5 V, Vss = AVss = 0 V, -40 to 85 °C unless otherwise specified.

Table 1.21.6 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measuring	S	Unit		
Syllibol	i didilicici	condition	Min.	Тур.	Max.	Oill
td(P-R)	Time for internal power supply stabilization during	Vcc = 4.2 to 5.5 V			2	ms
	powering-on					
td(R-S)	STOP release time				150	μs
td(W-S)	Low power dissipation mode wait mode release time				150	μs
t _{d(M-L)}	Time for internal power supply stabilization when main				50	μs
	clock oscillation status					



Note 2: AD operation clock frequency (ϕ_{AD} frequency) must be 10 MHz or less.

Note 3: A case without sample & hold function turn ϕ_{AD} frequency into 250 kHz or more in addition to a limit of Note 2. A case with sample & hold function turn ϕ_{AD} frequency into 1 MHz or more in addition to a limit of Note 2.

Note 2: This applies when using one D-A converter, with the DAi register (i = 0, 1) for the unused D-A converter set to "00₁₆". The A-D converter's ladder resistance is not included. Also, the current lyres always flows even though VREF may have been set to be unconnected by the ADCON1 register.

Timing Requirements

(Referenced to Vcc = 5 V, Vss = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Table 1.21.7 External Clock Input (XIN Input)

Symbol	Parameter	Stan	Unit	
Syllibol	Parameter		Max.	Offic
t c	External clock input cycle time	62.5		ns
tw(H)	External clock input HIGH pulse width	25		ns
tw(L)	External clock input LOW pulse width	25		ns
t r	External clock rise time		15	ns
tf	External clock fall time		15	ns

Table 1.21.8 Memory Expansion Mode and Microprocessor Mode

Symbol	Parameter	Stan	dard	Unit
Syllibol	rarameter		Max.	Unit
tac1(RD-DB)	Data input access time (for setting with no wait)		(Note 1)	ns
tac2(RD-DB)	Data input access time (for setting with wait)		(Note 2)	ns
tac3(RD-DB)	Data input access time (when accessing multiplexed bus area)		(Note 3)	ns
tsu(DB-RD)	Data input setup time	40		ns
tsu(RDY-BCLK)	RDY input setup time	30		ns
tsu(HOLD-BCLK)	HOLD input setup time	40		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK-RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns
td(BCLK-HLDA)	HLDA output delay time		40	ns

Note 1: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 45 \text{ [ns]}$$

Note 2: Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)}$$
 - 45 [ns] n is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.

Note 3: Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)\times 10^9}{f(BCLK)} - 45 [ns] \qquad \text{n is "2" for 2-wait setting, "3" for 3-wait setting.}$$

Timing Requirements

(Referenced to Vcc = 5 V, Vss = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Table 1.21.9 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TA)	TAin input cycle time	100		ns	
tw(TAH)	TAin input HIGH pulse width	40		ns	
tw(TAL)	TAin input LOW pulse width	40		ns	

Table 1.21.10 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TA)	TAin input cycle time	400		ns	
tw(TAH)	TAin input HIGH pulse width	200		ns	
tw(TAL)	TAin input LOW pulse width	200		ns	

Table 1.21.11 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Standard		Unit	
	Farameter	Min.	Max.		
tc(TA)	TAin input cycle time	200		ns	
tw(TAH)	TAin input HIGH pulse width	100		ns	
tw(TAL)	TAin input LOW pulse width	100		ns	

Table 1.21.12 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		Unit
Symbol	raranietei	Min.	Max.	Ullit
tw(TAH)	TAin input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width	100		ns

Table 1.21.13 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
	rafameter	Min.	Max.	Ullit
tc(UP)	TAiout input cycle time	2000		ns
tw(UPH)	TAiou⊤ input HIGH pulse width	1000		ns
tw(UPL)	TAiout input LOW pulse width	1000		ns
tsu(UP-TIN)	TAiout input setup time	400		ns
th(TIN-UP)	TAiout input hold time	400		ns

Table 1.21.14 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
	Farameter	Min.	Max.	
tc(TA)	TAin input cycle time	800		ns
tsu(TAIN-TAOUT)	TAiout input setup time	200		ns
tsu(TAOUT-TAIN)	TAin input setup time	200		ns

Timing Requirements

(Referenced to Vcc = 5 V, Vss = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Table 1.21.15 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
	Farameter	Min.	Max.	Offic
tc(TB)	TBin input cycle time (counted on one edge)	100		ns
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	40		ns
tw(TBL)	TBin input LOW pulse width (counted on one edge)	40		ns
tc(TB)	TBin input cycle time (counted on both edges)	200		ns
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	80		ns
tw(TBL)	TBin input LOW pulse width (counted on both edges)	80		ns

Table 1.21.16 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit
	Farameter	Min. Max.	Max.	Offic
tc(TB)	TBin input cycle time	400		ns
tw(TBH)	TBin input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 1.21.17 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard		Unit
	Farameter	Min. Max.	Ullit	
tc(TB)	TBin input cycle time	400		ns
tw(TBH)	TBin input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 1.21.18 A-D Trigger Input

00 1				
Symbol	Parameter -	Stan	Unit	
		Min.	Max.	
tc(AD)	ADTRG input cycle time (trigger able minimum)	1000		ns
tw(ADL)	ADTRG input LOW pulse width	125		ns

Table 1.21.19 Serial I/O

Symbol	Parameter	Stan	Unit	
Syllibol	raiametei	Min.	Max.	Offic
tc(CK)	CLK _i input cycle time	200		ns
tw(CKH)	CLK _i input HIGH pulse width	100		ns
tw(CKL)	CLK _i input LOW pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	30		ns
th(C-D)	RxDi input hold time	90		ns

Table 1.21.20 External Interrupt INTi Input

Symbol	Parameter	Standard		Unit
Symbol	Farameter	Min.	Max.	Ullit
tw(INH)	INTi input HIGH pulse width	250		ns
tw(INL)	INTi input LOW pulse width	250		ns

Switching Characteristics

(Referenced to Vcc = 5 V, Vss = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Table 1.21.21 Memory Expansion Mode and Microprocessor Mode (for setting with no wait)

		Ctara	ما ما سا	
Parameter				Unit
r drameter	condition	Min.	Max.	0
Address output delay time	Figure 1.21.1		25	ns
Address output hold time (refers to BCLK)		4		ns
Address output hold time (refers to RD)		0		ns
Address output hold time (refers to WR)		(Note 1)		ns
Chip select output delay time			25	ns
Chip select output hold time (refers to BCLK)		4		ns
ALE signal output delay time			25	ns
ALE signal output hold time		-4		ns
RD signal output delay time			25	ns
RD signal output hold time		0		ns
WR signal output delay time			25	ns
WR signal output hold time		0		ns
Data output delay time (refers to BCLK)			40	ns
Data output hold time (refers to BCLK) (Note 3)		4		ns
Data output delay time (refers to WR)		(Note 2)		ns
Data output hold time (refers to WR) (Note 3)		(Note 1)		ns
	Address output hold time (refers to BCLK) Address output hold time (refers to RD) Address output hold time (refers to WR) Chip select output delay time Chip select output hold time (refers to BCLK) ALE signal output delay time ALE signal output delay time RD signal output delay time RD signal output delay time WR signal output delay time WR signal output delay time Data output delay time Data output delay time (refers to BCLK) Data output hold time (refers to BCLK) Data output delay time (refers to BCLK)	Address output delay time Address output hold time (refers to BCLK) Address output hold time (refers to RD) Address output hold time (refers to WR) Chip select output delay time Chip select output hold time (refers to BCLK) ALE signal output delay time ALE signal output delay time RD signal output delay time RD signal output delay time WR signal output delay time WR signal output delay time Data output delay time (refers to BCLK) Data output hold time (refers to BCLK) Data output delay time (refers to BCLK) Data output delay time (refers to BCLK) Data output delay time (refers to WR)	Address output delay time Address output hold time (refers to BCLK) Address output hold time (refers to RD) Address output hold time (refers to WR) Chip select output delay time Chip select output hold time (refers to BCLK) ALE signal output delay time ALE signal output delay time RD signal output delay time RD signal output delay time RD signal output delay time WR signal output delay time WR signal output delay time Data output delay time (refers to BCLK) Data output delay time (refers to BCLK) Data output delay time (refers to BCLK) Data output delay time (refers to BCLK) Data output delay time (refers to BCLK) Data output delay time (refers to WR)	Address output delay time Address output hold time (refers to BCLK) Address output hold time (refers to RD) Address output hold time (refers to WR) Chip select output delay time Chip select output delay time Chip select output hold time (refers to BCLK) ALE signal output delay time ALE signal output delay time RD signal output delay time RD signal output delay time WR signal output delay time WR signal output hold time Data output delay time (refers to BCLK) Data output hold time (refers to BCLK) Data output delay time (refers to BCLK) Data output delay time (refers to BCLK) Data output delay time (refers to BCLK) Data output delay time (refers to BCLK) Data output delay time (refers to BCLK) Data output delay time (refers to WR)

Note 1: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 10 \text{ [ns]}$$

Note 2: Calculated according to the BCLK frequency as follows:

$$\frac{0.5\times10^9}{\text{f(BCLK)}}-40~\text{[ns]}\qquad\text{f(BCLK) is 12.5 MHz or less.}$$

Note 3: This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = -CR \times In (1 - V_{OL} / V_{CC})$$

by a circuit of the right figure.

For example, when $V_{OL} = 0.2 \text{ Vcc}$, C = 30 pF,

 $R = 1 k\Omega$, hold time of output "L" level is

$$t = -30 \text{ pF} \times 1 \text{ k}\Omega \times \ln (1 - 0.2 \text{ Vcc} / \text{Vcc}) = 6.7 \text{ ns.}$$






Figure 1.21.1. Port P0 to P10 Measurement Circuit

Switching Characteristics

(Referenced to Vcc = 5 V, Vss = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Table 1.21.22 Memory Expansion Mode and Microprocessor Mode (for 1- to 3-wait setting and external area access)

Symbol	Parameter	Measuring	Stan	dard	Unit
Symbol	Farameter	condition	Min.	Max.	Ullit
td(BCLK-AD)	Address output delay time	Figure 1.21.1		25	ns
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
th(RD-AD)	Address output hold time (refers to RD)		0		ns
th(WR-AD)	Address output hold time (refers to WR)		(Note 1)		ns
td(BCLK-CS)	Chip select output delay time			25	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
td(BCLK-ALE)	ALE signal output delay time			25	ns
th(BCLK-ALE)	ALE signal output hold time		-4		ns
td(BCLK-RD)	RD signal output delay time			25	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			25	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns
th(BCLK-DB)	Data output hold time (refers to BCLK) (Note 3)		4		ns
td(DB-WR)	Data output delay time (refers to WR)		(Note 2)		ns
th(WR-DB)	Data output hold time (refers to WR) (Note 3)		(Note 1)		ns

Note 1: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 10 \text{ [ns]}$$


Note 2: Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)\times 10^9}{f(BCLK)}-40 \text{ [ns]} \qquad \text{n is "1" for 1-wait setting, "2" for 2-wait setting and "3" for 3-wait setting.} \\ \text{When n = 1, f(BCLK) is 12.5 MHz or less.}$$

Note 3: This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in

$$t = -CR \times ln (1 - V_{OL} / V_{CC})$$

by a circuit of the right figure.
For example, when $V_{OL} = 0.2 \ V_{CC}$, $C = 30 \ pF$, $R = 1 \ k\Omega$, hold time of output "L" level is $t = -30 \ pF \times 1 \ k\Omega \times ln (1 - 0.2 \ V_{CC} / V_{CC}) = 6.7 \ ns.$



Switching Characteristics

(Referenced to Vcc = 5 V, Vss = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Table 1.21.23 Memory Expansion Mode and Microprocessor Mode (for 2- to 3-wait setting, external area access and multiplexed bus selection)

Cumbal	Parameter	Measuring	Standard		I lm!t
Symbol		condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time	Figure 1.21.1		25	ns
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
th(RD-AD)	Address output hold time (refers to RD)		(Note 1)		ns
th(WR-AD)	Address output hold time (refers to WR)		(Note 1)		ns
td(BCLK-CS)	Chip select output delay time			25	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
th(RD-CS)	Chip select output hold time (refers to RD)		(Note 1)		ns
th(WR-CS)	Chip select output hold time (refers to WR)		(Note 1)		ns
td(BCLK-RD)	RD signal output delay time			25	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			25	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns
th(BCLK-DB)	Data output hold time (refers to BCLK)		4		ns
td(DB-WR)	Data output delay time (refers to WR)		(Note 2)		ns
th(WR-DB)	Data output hold time (refers to WR)		(Note 1)		ns
td(BCLK-ALE)	ALE signal output delay time (refers to BCLK)			25	ns
th(BCLK-ALE)	ALE signal output hold time (refers to BCLK)		-4		ns
td(AD-ALE)	ALE signal output delay time (refers to Address)		(Note 3)		ns
th(ALE-AD)	ALE signal output hold time (refers to Address)		(Note 4)		ns
td(AD-RD)	RD signal output delay from the end of Address		0		ns
td(AD-WR)	WR signal output delay from the end of Address		0		ns
tdZ(RD-AD)	Address output floating start time			8	ns

Note 1: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 10 \text{ [ns]}$$

Note 2: Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)}$$
 - 40 [ns] n is "2" for 2-wait setting, "3" for 3-wait setting.

Note 3: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 25 \text{ [ns]}$$

Note 4: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 15 \text{ [ns]}$$





Figure 1.21.2 Timing Diagram (1)



- Vcc = 5 V
- Input timing voltage : Determined with $V_{IL} = 1.0 \text{ V}$, $V_{IH} = 4.0 \text{ V}$
- Output timing voltage: Determined with Vol = 2.5 V, VoH = 2.5 V

Figure 1.21.3 Timing Diagram (2)

Measuring conditions:

• Vcc = 5 V

 $tcyc = \frac{1}{f(BCLK)}$

• Input timing voltage : VIL = 0.8 V, VIH = 2.0 V

 \bullet Output timing voltage : VoL = 0.4 V, VoH = 2.4 V

Figure 1.21.4 Timing Diagram (3)

td(DB-WR)

th(WR-DB) $(0.5 \times tcyc-40)$ ns.min $(0.5 \times tcyc-10)$ ns.min




Figure 1.21.5 Timing Diagram (4)




Figure 1.21.6 Timing Diagram (5)




Figure 1.21.7 Timing Diagram (6)

Figure 1.21.8 Timing Diagram (7)

Figure 1.21.9 Timing Diagram (8)

Flash Memory

Flash Memory Performance

The flash memory version is functionally the same as the mask ROM version except that it internally contains flash memory.

The flash memory version has four modes — CPU rewrite mode, standard serial I/O mode, parallel I/O mode and CAN I/O mode — in which its internal flash memory can be operated on.

Table 1.22.1 shows the outline performance of flash memory version (refer to "Table 1.1.1 Performance outline of M16C/6N4 Group" for the items not listed in Table 1.22.1). Table 1.22.2 shows the outline of flash memory rewrite mode.

Table 1.22.1 Flash Memory Version Specifications

Item		Specifications	
Flash memory operating mode		4 modes (CPU rewrite, standard serial I/O, parallel I/O, CAN I/O)	
Erase block	User ROM area	Refer to "Figure 1.22.1 Flash Memory Block Diagram"	
division	Boot ROM area	1 block (4 Kbytes) (Note 1)	
Method for program		In units of word, in units of byte (Note 2)	
Method for erasure		Collective erase, block erase	
Program, erase control method		Program and erase controlled by software command	
Protect method		Protected for each block by lock bit	
Number of commands		8 commands	
Number of program and erasure (Note 3)		100 times	
ROM code protection		Parallel I/O , standard serial I/O and CAN I/O modes are supported.	

Note 1: The boot ROM area contains a standard serial I/O mode and CAN I/O mode rewrite control program which is stored in it when shipped from the factory. This area can only be rewritten in parallel I/O mode.

The programming and erasure times are defined to be per-block erasure times. For example, assume a case where a 4K-byte block A is programmed in 2,048 operations by writing one word at a time and erased thereafter. In this case, the block is reckoned as having been programmed and erased once.

If a product is guaranteed of 100 times of programming and erasure, each block in it can be erased up to 100 times.

Table 1.22.2 Flash Memory Rewrite Modes Overview

Flash memory rewrite mode	CPU rewrite mode (Note 1)	Standard serial I/O mode	Parallel I/O mode	CAN I/O mode
Function		grammer. Standard serial I/O mode 1:		The user ROM area is rewritten by using a dedicated CAN programmer.
Areas which can be rewritten	User ROM area	User ROM area	User ROM area Boot ROM area	User ROM area
Operation mode	Single chip mode Memory expansion mode (EW0 mode) Boot mode (EW0 mode)	Boot mode	Parallel I/O mode	Boot mode
ROM programmer	None	Serial programmer	Parallel programmer	CAN programmer

Note 1: The PM13 bit remains set to "1" while the FMR01 bit in the FMR0 register = 1 (CPU rewrite mode enabled). The PM13 bit is reverted to its original value by setting the FMR01 bit to "0" (CPU rewrite mode disabled). However, if the PM13 bit is changed during CPU rewrite mode, its changed value is not reflected until after the FMR01 bit is set to "0".

Note 2: Can be programmed in byte units in only parallel I/O mode.

Note 3: Definition of programming and erasure times

Note 2: When in CPU rewrite mode, the PM10 and PM13 bits in the PM1 register are set to "1". The rewrite control program can only be executed in the internal RAM or in an external area that is enabled for use when the PM13 bit = 1.

Note 3: When using the standard serial I/O mode 2, make sure a main clock input oscillation frequency is set to 5 MHz, 10 MHz or 16 MHz.

Memory Map

The ROM in the flash memory version is separated between a user ROM area and a boot ROM area. Figure 1.22.1 shows the block diagram of flash memory. The user ROM area has a 4-Kbyte block A, in addition to the area that stores a program for microcomputer operation during singe-chip or memory expansion mode.

The user ROM area is divided into several blocks, each of which can individually be protected (locked) against programming or erasure. The user ROM area can be rewritten in all of CPU rewrite, standard serial I/O mode, parallel I/O mode and CAN I/O mode. Block A is enabled for use by setting the PM1 register's PM10 bit to "1" (block A enabled, $\overline{CS_2}$ area at addresses 10000₁₆ to 26FFF₁₆).

The boot ROM area is located at addresses that overlap the user ROM area, and can only be rewritten in parallel I/O mode. After a hardware reset that is performed by applying a high-level signal to the CNVss and P5o pins and a low-level signal to the P5p pin, the program in the boot ROM area is executed. After a hardware reset that is performed by applying a low-level signal to the CNVss pin, the program in the user ROM area is executed (but the boot ROM area cannot be read).




Figure 1.22.1 Flash Memory Block Diagram

Boot Mode

After a hardware reset which is performed by applying a low-level signal to the P5₅ pin and a high-level signal to the CNVss and P5₀ pins, the microcomputer is placed in boot mode, thereby executing the program in the boot ROM area.

During boot mode, the boot ROM and user ROM areas are switched over by the FMR05 bit in the FMR0 register. The boot ROM area contains a standard serial I/O mode and CAN I/O mode based rewrite control program which was stored in it when shipped from the factory.

The boot ROM area can be rewritten in parallel input/output mode. Prepare an EW0 mode based rewrite control program and write it in the boot ROM area, and the flash memory can be rewritten as suitable for the system.

Functions to Prevent Flash Memory from Rewriting

To prevent the flash memory from being read or rewritten easily, parallel I/O mode has a ROM code protect and standard serial I/O mode and CAN I/O mode have an ID code check function.

ROM Code Protect Function

The ROM code protect function inhibits the flash memory from being read or rewritten during parallel I/O mode. Figure 1.22.2 shows the ROMCP register.


The ROMCP register is located in the user ROM area. The ROMCP1 bit consists of two bits. The ROM code protect function is enabled by setting one or both of two ROMCP1 bits to "0" when the ROMCR bits are not "002", with the flash memory thereby protected against reading or rewriting. Conversely, when the ROMCR bits are "002" (ROM code protect removed), the flash memory can be read or rewritten. Once the ROM code protect function is enabled, the ROMCR bits cannot be changed during parallel I/O mode. Therefore, use standard serial I/O mode or other modes to rewrite the flash memory.

ID Code Check Function

Use this function in standard serial I/O mode and CAN I/O mode. Unless the flash memory is blank, the ID codes sent from the programmer and the ID codes written in the flash memory are compared to see if they match. If the ID codes do not match, the commands sent from the programmer are not accepted. The ID code consists of 8-bit data, the areas of which, beginning with the first byte, are 0FFFDF₁₆, 0FFFE3₁₆, 0FFFEB₁₆, 0FFFEB₁₆, 0FFFF3₁₆, and 0FFFFB₁₆. Prepare a program in which the ID codes are preset at these addresses and write it in the flash memory.

Figure 1.22.3 shows the ID code store addresses.





- Note 1: Once any of these bits is set to "0", it cannot be set back to "1". If a memory block that contains the ROMCP register is erased, the ROMCP register is set to "FF16".
- Note 2: If the ROMCR bits are set to "002", ROM code protect level 1 is removed. However, because the ROMCR bits cannot be modified during parallel I/O mode, they need to be modified in standard serial I/O or other modes.
- Note 3: If the ROMCR bits are set to other than "002" and the ROMCP1 bits are set to other than "112" (ROM code protect enabled), the flash memory is disabled against reading and rewriting in parallel input/output mode.
- Note 4: The ROMCP1 bits are effective when the ROMCR bits are "012", "102" or "112".

Figure 1.22.2 ROMCP Register




Figure 1.22.3 Address for ID Code Stored

CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten by executing software commands from the CPU. Therefore, the user ROM area can be rewritten directly while the microcomputer is mounted on-board without having to use a ROM programmer, etc.

In CPU rewrite mode, only the user ROM area shown in Figure 1.22.1 can be rewritten and the boot ROM area cannot be rewritten. Make sure the Program and the Block Erase commands are executed only on each block in the user ROM area.

During CPU rewrite mode, the user ROM area be operated on in either Erase Write 0 (EW0) mode or Erase Write 1 (EW1) mode. Table 1.22.3 lists the differences between EW0 and EW1 modes.

Table 1.22.3 EW0 Mode and EW1 Mode

Item	EW0 mode	EW1 mode
Operation mode	Single chip mode	Single chip mode
	Memory expansion mode	
	Boot mode	
Areas in which a	User ROM area	User ROM area
rewrite control	Boot ROM area	
program can be located		
Areas in which a	Must be transferred to any area other	Can be executed directly in the user
rewrite control	than the flash memory (e.g., RAM)	ROM area
program can be executed	before being executed (Note 2)	
Areas which can be	User ROM area	User ROM area
rewritten		However, this does not include the area
		in which a rewrite control program exists
Software command	None	Program, Block Erase command
limitations		Cannot be executed on any block in
		which a rewrite control program exists
		Erase All Unlocked Block command
		Cannot be executed when the lock bit
		for any block in which a rewrite control
		program exists is set to "1" (unlocked)
		or the FMR0 register's FMR02 bit is set
		to "1" (lock bit disabled)
		Read Status Register command
		Cannot be executed
Modes after Program or	Read Status Register mode	Read Array mode
Erase		
CPU status during Auto	Operating	Hold state (I/O ports retain the state in
Write and Auto Erase		which they were before the command
		was executed) (Note 1)
Flash memory status	•Read the FMR0 register's FMR00,	Read the FMR0 register's FMR00,
detection	FMR06, and FMR07 bits in a program	FMR06, and FMR07 bits in a program
	•Execute the Read Status Register	
	command to read the status register's	
	SR7, SR5, and SR4 flags.	

Note 1: Make sure no interrupts (except NMI and watchdog timer interrupts) and DMA transfers will occur.

Note 2: When in CPU rewrite mode, the PM10 and PM13 bits in the PM1 register are set to "1". The rewrite control program can only be executed in the internal RAM or in an external area that is enabled for use when the PM13 bit = 1.

EW0 Mode

The microcomputer is placed in CPU rewrite mode by setting the FMR0 register's FMR01 bit to "1" (CPU rewrite mode enabled), ready to accept commands. In this case, because the FMR1 register's FMR11 bit = 0, EW0 mode is selected. The FMR01 bit can be set to "1" by writing "0" and then "1" in succession. Use software commands to control program and erase operations. Read the FMR0 register or status register to check the status of program or erase operation at completion.

EW1 Mode

EW1 mode is selected by setting FMR11 bit to "1" (by writing "0" and then "1" in succession) after setting the FMR01 bit to "1" (by writing "0" and then "1" in succession).

Read the FMR0 register to check the status of program or erase operation at completion. The status register cannot be read during EW1 mode.



Figure 1.22.4 shows the FMR0 register and FMR1 register.

FMR00 Bit

This bit indicates the operating status of the flash memory. The bit is "0" when the Program, Erase, or Lock Bit program is running; otherwise, the bit is "1".

FMR01 Bit

The microcomputer is made ready to accept commands by setting the FMR01 bit to "1" (CPU rewrite mode). During boot mode, make sure the FMR05 bit also is "1" (user ROM area access).

FMR02 Bit

The lock bit set for each block can be disabled by setting the FMR02 bit to "1" (lock bit disabled). (Refer to "Data Protect Function".) The lock bits set are enabled by setting the FMR02 bit to "0".

The FMR02 bit only disables the lock bit function and does not modify the lock bit data (lock bit status flag). However, if the Erase command is executed while the FMR02 bit is set to "1", the lock bit data changes state from "0" (locked) to "1" (unlocked) after Erase is completed.

FMSTP Bit

This bit is provided for initializing the flash memory control circuits, as well as for reducing the amount of current consumed in the flash memory. Setting the FMSTP bit to "1" makes the internal flash memory inaccessible. Therefore, make sure the FMSTP bit is modified in other than the flash memory area. In the following cases, set the FMSTP bit to "1":

- When flash memory access resulted in an error while erasing or programming in EW0 mode (FMR00 bit not reset to "1" (ready))
- · When entering low power dissipation mode or ring oscillator low power dissipation mode

Figure 1.22.7 shows a flow chart to be followed before and after entering low power dissipation mode. Note that when going to stop or wait mode, the FMR0 register does not need to be set because the power for the internal flash memory is automatically turned off and is turned back on again after returning from stop or wait mode.

FMR05 Bit

This bit switches between the boot ROM and user ROM areas during boot mode. Set this bit to "0" when accessing the boot ROM area (for read) or "1" (user ROM access) when accessing the user ROM area (for read, write, or erase).

FMR06 Bit

This is a read-only bit indicating the status of auto program operation. The bit is set to "1" when a program error occurs; otherwise, it is set to "0". For details, refer to "Full Status Check".

FMR07 Bit

This is a read-only bit indicating the status of auto erase operation. The bit is set to "1" when an erase error occurs; otherwise, it is set to "0". For details, refer to "Full Status Check".

FMR11 Bit

Setting this bit to "1" (EW1 mode) places the microcomputer in EW1 mode.

FMR16 Bit

This is a read-only bit indicating the execution result of the Read Lock Bit Status command.


Figures 1.22.5 and 1.22.6 show the setting and resetting of EW0 mode and EW1 mode, respectively.



Flash memory control register 0 Symbol Address After reset 0 FMR0 01B7₁₆ XX0000012 Bit symbol Bit name Function RW 0 : Busy (being written or erased) (Note 1) FMR00 RY/BY status flag RO 1: Ready CPU rewrite mode 0 : Disables CPU rewrite mode FMR01 RW select bit (Note 2) 1: Enables CPU rewrite mode Lock bit disable select bit 0: Enables lock bit FMR02 RW (Note 3) 1: Disables lock bit 0 Enables flash memory operation 1: Stops flash memory operation Flash memory stop bit **FMSTP** RW (placed in low power dissipation mode (Notes 4, 5) flash memory initialized) Reserved bit Set to "0" (b4) RW User ROM area select bit 0 : Boot BOM area is accessed (Effective in only boot mode) FMR05 RW 1: User ROM area is accessed (Note 4) Program status flag 0: Terminated normally FMR06 RO (Note 6) 1: Terminated in error 0: Terminated normally FMR07 Erase status flag (Note 6) RO 1: Terminated in error

- Note 1: This status includes writing or reading with the Lock Bit Program or Read Lock Bit Status command.
- Note 2: To set this bit to "1", write "0" and then "1" in succession. Make sure no interrupts or no DMA transfers will occur before writing "1" after writing "0".
 - Write to this bit when the $\overline{\text{NM}}$ pin is in the high state. Also, while in EW0 mode, make sure this bit is modified in other than the flash memory area.
 - To set this bit to "0", in a read array mode.
- Note 3: To set this bit to "1", write "0" and then "1" in succession when the FMR01 bit = 1. Make sure no interrupts or no DMA transfers will occur before writing "1" after writing "0".
- Note 4: Make sure this bit is modified in other than the flash memory area.
- Note 5: Effective when the FMR01 bit = 1 (CPU rewrite mode). If the FMR01 bit = 0, although the FMSTP bit can be set to "1" by writing "1" in a program, the flash memory is neither placed in low power mode nor initialized.
- Note 6: This flag is set to "0" by executing the Clear Status command.

Flash memory control register 1



Note: To set this bit to "1", write "0" and then "1" in succession when the FMR01 bit = 1. Make sure no interrupts or no DMA transfers will occur before writing "1" after writing "0".

Write to this bit when the NMI pin is in the high state.

Note that the FMR01 and FMR11 bits both are set to "0" by setting the FMR01 bit to "0".

Figure 1.22.4 FMR0 Register and FMR1 Register




Figure 1.22.5 Setting and Resetting of EW0 Mode




Figure 1.22.6 Setting and Resetting of EW1 Mode




Figure 1.22.7 Processing Before and After Low Power Dissipation Mode

Precautions on CPU Rewrite Mode

Described below are the precautions to be observed when rewriting the flash memory in CPU rewrite mode.

(1) Operation Speed

Before entering CPU rewrite mode (EW0 or EW1 mode), select 10 MHz or less for CPU clock using the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1 register. Also, set the PM17 bit in the PM1 register to "1" (with wait state).

(2) Instructions to Prevent from Using

The following instructions cannot be used in EW0 mode because the flash memory's internal data is referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

(3) Interrupts

EW0 Mode

- Any interrupt which has a vector in the variable vector table can be used providing that its vector is transferred into the RAM area.
- The NMI and watchdog timer interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.
- Because the rewrite operation is halted when a NMI or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.
- The address match interrupt cannot be used because the flash memory's internal data is referenced.

EW1 Mode

- Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program or auto erase period.
- Avoid using watchdog timer interrupts.
- The NMI interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table.

Because the rewrite operation is halted when a NMI interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

(4) How to Access

To set the FMR01, FMR02, or FMR11 bit to "1", write "0" and then "1" in succession. This is necessary to ensure that no interrupts or no DMA transfers will occur before writing "1" after writing "0". Also only when $\overline{\text{NMI}}$ pin is "H" level.

(5) Writing in User ROM Space

EW0 Mode

• If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O, parallel I/O or CAN I/O mode should be used.

EW1 Mode

• Avoid rewriting any block in which the rewrite control program is stored.



(6) DMA Transfer

In EW1 mode, make sure that no DMA transfers will occur while the FMR0 register's FMR00 bit = 0 (during the auto program or auto erase period).

(7) Writing Command and Data

Write the command code and data at even addresses.

(8) Wait Mode

When shifting to wait mode, set the FMR01 bit to "0" (CPU rewrite mode disabled) before executing the WAIT instruction.

(9) Stop Mode

When shifting to stop mode, the following settings are required:

- Set the FMR01 bit to "0" (CPU rewrite mode disabled) and disable DMA transfers before setting the CM10 bit to "1" (stop mode).
- Execute the JMP.B instruction subsequent to the instruction which sets the CM10 bit to "1" (stop mode)

Example program BSET 0, CM1; Stop mode JMP.B L1

Program after returning from stop mode

(10) Low Power Dissipation Mode and Ring Oscillator Low Power Dissipation Mode

If the CM05 bit is set to "1" (main clock stop), the following commands must not be executed.

- Program
- · Block erase
- · Erase all unlocked blocks
- · Lock bit program

M16C/6N4 Group

Software Commands

Software commands are described below. The command code and data must be read and written in 16-bit unit, to and from even addresses in the user ROM area. When writing command code, the high-order 8 bits (D_{15} to D_{8}) are ignored. Table 1.22.4 lists the software commands.

Table 1.22.4 Software Commands

	First bus cycle			Second bus cycle		
Software command	Mode	Address	Data (D ₁₅ to D ₀)	Mode	Address	Data (D ₁₅ to D ₀)
Read array	Write	×	XXFF ₁₆	-	-	-
Read status register	Write	×	xx70 ₁₆	Read	×	SRD
Clear status register	Write	×	xx50 ₁₆	-	-	-
Program	Write	WA	xx40 ₁₆	Write	WA	WD
Block erase	Write	×	xx20 ₁₆	Write	BA	xxD0 ₁₆
Erase all unlocked block (Note 1)	Write	×	xxA7 ₁₆	Write	×	XXD0 ₁₆
Lock bit program	Write	BA	xx77 ₁₆	Write	BA	XXD0 ₁₆
Read lock bit status	Write	×	xx71 ₁₆	Write	ВА	xxD016(Note 2)

Note 1: It is only blocks 0 to 8 that can be erased by the Erase All Unlocked Block command.

Block A cannot be erased. Use the Block Erase command to erase block A.

Note 2: Note that the commands in the second bus cycle are different from those of the existing M16C/6N0 group.

The lock bit status is output to the FMR16 bit of the FMR1 register. Read this bit: "0" (locked), "1" (unlocked)

SRD: Status register data (D₇ to D₀)

WA: Write address (Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.)

WD: Write data (16 bits)

BA: Uppermost block address (even address, however)

X: Any even address in the user ROM areax: High-order 8 bits of command (ignored)

Read Array Command (FF16)

This command reads the flash memory.

Writing "xxFF₁₆" in the first bus cycle places the microcomputer in read array mode. Enter the read address in the next or subsequent bus cycles, and the content of the specified address can be read in 16-bit unit.

Because the microcomputer remains in read array mode until another command is written, the contents of multiple addresses can be read in succession.

Read Status Register Command (7016)

This command reads the status register.

Write "xx70₁₆" in the first bus cycle, and the status register can be read in the second bus cycle. (Refer to "Status Register.") When reading the status register too, specify an even address in the user ROM area.

Do not execute this command in EW1 mode.

Clear Status Register Command (5016)

This command clears the status register to "0".

Write "xx50₁₆" in the first bus cycle, and the FMR06 to FMR07 bits in the FMR0 register and SR4 to SR5 in the status register will be set to "0".

Program Command (4016)

This command writes data to the flash memory in 1-word (2-byte) unit.

Write "xx40₁₆" in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.

Check the FMR00 bit in the FMR0 register to see if auto programming has finished. The FMR00 bit is "0" during auto programming and set to "1" when auto programming is completed.

Check the FMR06 bit in the FMR0 register after auto programming has finished, and the result of auto programming can be known. (Refer to "Full Status Check".)

Figure 1.22.8 shows an example of program flowchart.

Note that each block can be disabled from being programmed by a lock bit. (Refer to "Data Protect Function".) Be careful not to write over already programmed addresses.

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto programming starts, making it possible to read the status register. The status register bit 7 (SR7) is set to "0" at the same time auto programming starts, and set back to "1" when auto programming finishes. In this case, the microcomputer remains in read status register mode until a read command is written next. The result of auto programming can be known by reading the status register after auto programming has finished.




Figure 1.22.8 Program Command

Block Erase

Write "xx20₁₆" in the first bus cycle and write "xxD0₁₆" to the uppermost address of a block (even address, however) in the second bus cycle, and an auto erase operation (erase and verify) will start. Check the FMR0 register's FMR00 bit to see if auto erasing has finished.

The FMR00 bit is "0" during auto erasing and set to "1" when auto erasing is completed.

Check the FMR0 register's FMR07 bit after auto erasing has finished, and the result of auto erasing can be known. (Refer to "Full Status Check".)

Figure 1.22.9 shows an example of a block erase flowchart.

Each block can be protected against erasing by a lock bit. (Refer to "Data Protect Function".)

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto erasing starts, making it possible to read the status register. The status register bit 7 (SR7) is set to "0" at the same time auto erasing starts, and set back to "1" when auto erasing finishes. In this case, the microcomputer remains in read status register mode until the Read Array or Read Lock Bit Status command is written next.




Figure 1.22.9 Block Erase Command

Erase All Unlocked Block

Write "xxA7₁₆" in the first bus cycle and write "xxD0₁₆" in the second bus cycle, and all blocks except block A will be erased successively, one block at a time.

Check the FMR0 register's FMR00 bit to see if auto erasing has finished. The result of the auto erase operation can be known by inspecting the FMR0 register's FMR07 bit.

Each block can be protected against erasing by a lock bit. (Refer to "Data Protect Function".)

In EW1 mode, do not execute this command when the lock bit for any block = 1 (unlocked) in which the rewrite control program is stored, or when the FMR0 register's FMR02 bit = 1 (lock bit disabled).

In EW0 mode, the microcomputer goes to read status register mode at the same time auto erasing starts, making it possible to read the status register. The status register bit 7 (SR7) is set to "0" at the same time auto erasing starts, and set back to "1" when auto erasing finishes. In this case, the microcomputer remains in read status register mode until the Read Array or Read Lock Bit Status command is written next.

Note that only blocks 0 to 8 can be erased by the Erase All Unlocked Block command. Block A cannot be erased. Use the Block Erase command to erase block A.

Lock Bit Program Command (7716/D016)

This command sets the lock bit for a specified block to "0" (locked).

Write "xx77₁₆" in the first bus cycle and write "xxD0₁₆" to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit for the specified block is set to "0". Make sure the address value specified in the first bus cycle is the same uppermost block address that is specified in the second bus cycle.

Figure 1.22.10 shows an example of a lock bit program flowchart.

The lock bit status (lock bit data) can be read using the Read Lock Bit Status command.

Check the FMR0 register's FMR00 bit to see if writing has finished.

For details about the lock bit function, and on how to set the lock bit to "1", refer to "Data Protect Function".




Figure 1.22.10 Lock Bit Program Command

Read Lock Bit Status Command (7116)

This command reads the lock bit status of a specified block.

Write "xx71₁₆" in the first bus cycle and write "xxD0₁₆" to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit status of the specified block is stored in the FMR1 register's FMR16 bit. Read the FMR16 bit after the FMR0 register's FMR00 bit is set to "1" (ready).

Figure 1.22.11 shows an example of a read lock bit status flowchart.




Figure 1.22.11 Read Lock Bit Status Command

Data Protect Function

Each block in the flash memory has a nonvolatile lock bit. The lock bit is effective when the FMR02 bit = 0 (lock bit enabled). The lock bit allows each block to be individually protected (locked) against programming and erasure. This helps to prevent data from inadvertently written to or erased from the flash memory. The following shows the relationship between the lock bit and the block status.

- When the lock bit = 0, the block is locked (protected against programming and erasure).
- When the lock bit = 1, the block is not locked (can be programmed or erased).

The lock bit is set to "0" (locked) by executing the Lock Bit Program command, and is set to "1" (unlocked) by erasing the block. The lock bit cannot be set to "1" by a command.

The lock bit status can be read using the Read Lock Bit Status command

The lock bit function is disabled by setting the FMR02 bit to "1", with all blocks placed in an unlocked state. (The lock bit data itself does not change state.) Setting the FMR02 bit to "0" enables the lock bit function (lock bit data retained).

If the Block Erase or Erase All Unlocked Block command is executed while the FMR02 bit = 1, the target block or all blocks are erased irrespective of how the lock bit is set. The lock bit for each block is set to "1" after completion of erasure.

For details about the commands, refer to "Software Commands."

Status Register

The status register indicates the operating status of the flash memory and whether an erase or programming operation terminated normally or in error. The status of the status register can be known by reading the FMR0 register's FMR00, FMR06, and FMR07 bits.

Table 1.22.5 shows the status register.

In EW0 mode, the status register can be read in the following cases:

- (1) When a given even address in the user ROM area is read after writing the Read Status Register command
- (2) When a given even address in the user ROM area is read after executing the Program, Block Erase, Erase All Unlocked Block, or Lock Bit Program command but before executing the Read Array command.

Sequencer Status (SR7 and FMR00 Bits)

The sequence status indicates the operating status of the flash memory. SR7 = 0 (busy) during auto programming, auto erase, and lock bit write, and is set to "1" (ready) at the same time the operation finishes.

Erase Status (SR5 and FMR07 Bits)

Refer to "Full Status Check".

Program Status (SR4 and FMR06 Bits)

Refer to "Full Status Check".



Table 1.22.5 Status Register

Status register FMR0 register		Chatus mama	Cont	Value ofter react	
bit	bit	Status name	"0"	"1"	Value after reset
SR7 (D ₇)	FMR00	Sequencer status	Busy	Ready	1
SR6 (D ₆)	-	Reserved	-	-	-
SR5 (D ₅)	FMR07	Erase status	Terminated normally	Terminated in error	0
SR4 (D ₄)	FMR06	Program status	Terminated normally	Terminated in error	0
SR3 (D ₃)	-	Reserved	-	-	-
SR2 (D ₂)	-	Reserved	-	-	-
SR1 (D ₁)	-	Reserved	-	-	-
SR0 (D ₀)	-	Reserved	-	-	-

Note: The FMR07 bit (SR5) and FMR06 bit (SR4) are set to "0" by executing the Clear Status Register command. When the FMR07 bit (SR5) or FMR06 bit (SR4) = 1, the Program, Block Erase, Erase All Unlocked Block, and Lock Bit Program commands are not accepted.

D₇ to D₀: Indicates the data bus which is read out when the Read Status Register command is executed.

Full Status Check

When an error occurs, the FMR0 register's FMR06 or FMR07 bits are set to "1", indicating occurrence of each specific error. Therefore, execution results can be verified by checking these status bits (full status check). Table 1.22.6 lists errors and FMR0 register status. Figure 1.22.12 shows a full status check flowchart and the action to be taken when each error occurs.

Table 1.22.6 Errors and FMR0 Register Status

FRM00 register (status register) status		Error	Error occurrence condition
FMR07 (SR5)	FMR06 (SR4)		
1	1	Command	•When any command is not written correctly
		sequence error	•When invalid data was written other than those that can be written
			in the second bus cycle of the Lock Bit Program, Block Erase, or
			Erase All Unlocked Block command (i.e., other than "xxD016" or
			"xxFF ₁₆ ") (Note 1)
1	0	Erase error	•When the Block Erase command was executed on locked blocks (Note 2)
			•When the Block Erase or Erase All Unlocked Block command
			was executed on unlocked blocks but the blocks were not
			automatically erased correctly
0	1	Program error	•When the Block Erase command was executed on locked blocks (Note 2)
			•When the Program command was executed on unlocked blocks
			but the blocks were not automatically programmed correctly.
			•When the Lock Bit Program command was executed but not
			programmed correctly

Note 1: Writing "xxFF₁₆" in the second bus cycle of these commands places the microcomputer in read array mode, and the command code written in the first bus cycle is nullified.

Note 2: When the FMR02 bit of FMR0 register = 1 (lock bit disabled), no error will occur under this condition.




Figure 1.22.12 Full Status Check and Handling Procedure for Each Error

Standard Serial I/O Mode

In standard serial I/O mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a serial programmer suitable for the M16C/6N4 group. For more information about serial programmers, contact the manufacturer of your serial programmer. For details on how to use, refer to the user's manual included with your serial programmer.

Table 1.22.7 lists pin functions for standard serial I/O mode. Figures 1.22.13 shows pin connections for standard serial I/O mode.

ID Code Check Function

This function determines whether the ID codes sent from the serial programmer and those written in the flash memory match. (Refer to "Functions to Prevent Flash Memory from Rewriting".)



Table 1.22.7 Pin Functions for Standard Serial I/O Mode

Pin	Name	I/O	Description
Vcc, Vss	Power input		Apply the voltage guaranteed for Program and Erase to Vcc pin and 0 V
			to Vss pin.
CNVss	CNVss	I	Connect to Vcc pin.
RESET	Reset input	I	Reset input pin. While RESET pin is "L" level, input 20 cycles or longer
			clock to X _{IN} pin.
XIN	Clock input	- 1	Connect a ceramic resonator or crystal oscillator between XIN and XOUT
Хоит	Clock output	0	pins. To input an externally generated clock, input it to X _{IN} pin and open
			Xоит pin.
BYTE	BYTE	- 1	Connect this pin to Vcc or Vss.
AVcc, AVss	Analog power		Connect AVss to Vss and AVcc to Vcc, respectively.
	supply input		
V _{REF}	Reference	- 1	Enter the reference voltage for A-D and D-A converters from this pin.
	voltage input		
P0 ₀ to P0 ₇	Input port P0	I	Input "H" or "L" level signal or open.
P10 to P17	Input port P1	- 1	Input "H" or "L" level signal or open.
P20 to P27	Input port P2	- 1	Input "H" or "L" level signal or open.
P3 ₀ to P3 ₇	Input port P3	I	Input "H" or "L" level signal or open.
P40 to P47	Input port P4	I	Input "H" or "L" level signal or open.
P5₀	CE input	I	Input "H" level signal.
P51 to P54,	Input port P5	I	Input "H" or "L" level signal or open.
P56, P57			
P5₅	EPM input	- 1	Input "L" level signal.
P6₀ to P6₃	Input port P6	- 1	Input "H" or "L" level signal or open.
P64/RTS ₁	BUSY output	0	Standard serial I/O mode 1: BUSY signal output pin
			Standard serial I/O mode 2: Monitors the boot program operation
			check signal output pin.
P65/CLK1	SCLK input	I	Standard serial I/O mode 1: Serial clock input pin.
			Standard serial I/O mode 2: Input "L".
P66/RxD1	RxD input	- 1	Serial data input pin
P67/TxD1	TxD output	0	Serial data output pin (Note)
P7 ₀ to P7 ₇	Input port P7	I	Input "H" or "L" level signal or open.
P80 to P84,	Input port P8	- 1	Input "H" or "L" level signal or open.
P86, P87			
P85/NMI	NMI input	I	Connect this pin to Vcc.
P9 ₀ to P9 ₄ , P9 ₇	Input port P9	I	Input "H" or "L" level signal or open.
P95/CRx0	CRx input	I	Input "H" or "L" level signal or connect to a CAN transceiver.
P96/CTx0	CTx output	0	Input "H" level signal, open or connect to a CAN transceiver.
P10 ₀ to P10 ₇	Input port P10	1	Input "H" or "L" level signal or open.

Note: When using standard serial input/output mode 1, the TxD pin must be held high while the RESET pin is pulled low. Therefore, connect this pin to Vcc via a resistor. Because this pin is directed for data output after reset, adjust the pull-up resistance value in the system so that data transfers will not be affected.




Figure 1.22.13 Pin Connections for Serial I/O Mode

Example of Circuit Application in Standard Serial I/O Mode

Figures 1.22.14 and 1.22.15 show example of circuit application in standard serial I/O mode 1 and mode 2, respectively. Refer to the user's manual for serial writer to handle pins controlled by a serial writer. Note that when using the standard serial I/O mode 2, make sure a main clock input oscillation frequency is set to 5 MHz, 10 MHz or 16 MHz.




Figure 1.22.14 Circuit Application in Standard Serial I/O Mode 1




Figure 1.22.15 Circuit Application in Standard Serial I/O Mode 2

Parallel I/O Mode

In parallel I/O mode, the user ROM and boot ROM areas can be rewritten by using a parallel programmer suitable for the M16C/6N4 group. For more information about parallel programmers, contact the manufacturer of your parallel programmer. For details on how to use, refer to the user's manual included with your parallel programmer.

User ROM and Boot ROM Areas

In the boot ROM area, an erase block operation is applied to only one 4-Kbyte block. The boot ROM area contains a standard serial I/O and CAN I/O modes based rewrite control program which was written in it when shipped from the factory. Therefore, when using a serial programmer or a CAN programmer, be careful not to rewrite the boot ROM area.

When in parallel I/O mode, the boot ROM area is located at addresses 0FF000₁₆ to 0FFFF₁₆. When rewriting the boot ROM area, make sure that only this address range is rewritten. (Do not access other than the addresses 0FF000₁₆ to 0FFFFF₁₆.)

ROM Code Protect Function

The ROM code protect function inhibits the flash memory from being read or rewritten. (Refer to "Functions to Prevent Flash Memory from Rewriting".)



CAN I/O Mode

In CAN I/O mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a CAN programmer suitable for the M16C/6N4 group. For more information about CAN programmers, contact the manufacturer of your CAN programmer. For details on how to use, refer to the user's manual included with your CAN programmer.

Table 1.22.8 lists pin functions for CAN I/O mode. Figures 1.22.16 shows pin connections for CAN I/O mode.

ID code check function

This function determines whether the ID codes sent from the CAN programmer and those written in the flash memory match. (Refer to "Functions to Prevent Flash Memory from Rewriting".)

Table 1.22.8 Pin Functions for CAN I/O Mode

Pin	Name	I/O	Description
Vcc, Vss	Power input		Apply the voltage guaranteed for Program and Erase to Vcc pin and 0 V to Vss pin.
CNVss	CNVss	ı	Connect to Vcc pin.
RESET	Reset input	I	Reset input pin. While RESET pin is "L" level, input 20 cycles or longer clock to X _{IN} pin.
XIN	Clock input	1	Connect a ceramic resonator or crystal oscillator between XIN and XOUT
Хоит	Clock output	0	pins. To input an externally generated clock, input it to X_{IN} pin and open X_{OUT} pin.
BYTE	BYTE	ı	Connect this pin to Vcc or Vss.
AVcc, AVss	Analog power supply input		Connect AVss to Vss and AVcc to Vcc, respectively.
VREF	Reference voltage input	I	Enter the reference voltage for A-D and D-A converters from this pin.
P0 ₀ to P0 ₇	Input port P0	ı	Input "H" or "L" level signal or open.
P1o to P17	Input port P1	ı	Input "H" or "L" level signal or open.
P2o to P27	Input port P2	ı	Input "H" or "L" level signal or open.
P3 ₀ to P3 ₇	Input port P3	1	Input "H" or "L" level signal or open.
P4 ₀ to P4 ₇	Input port P4	ı	Input "H" or "L" level signal or open.
P5 ₀	CE input	ı	Input "H" level signal.
P5 ₁ to P5 ₄ , P5 ₆ , P5 ₇	Input port P5	I	Input "H" or "L" level signal or open.
P5 ₅	EPM input	ı	Input "L" level signal.
P6 ₀ to P6 ₄ , P6 ₆	Input port P6	ı	Input "H" or "L" level signal or open.
P65/CLK1	SCLK input	ı	Input "L" level signal.
P67/TxD1	TxD output	0	Input "H" level signal.
P7 ₀ to P7 ₇	Input port P7	ı	Input "H" or "L" level signal or open.
P8 ₀ to P8 ₄ , P8 ₆ , P8 ₇	Input port P8	I	Input "H" or "L" level signal or open.
P85/NMI	NMI input	ı	Connect this pin to Vcc.
P9o to P94, P97	Input port P9	I	Input "H" or "L" level signal or open.
P95/CRx0	CRx input	ı	Connect to a CAN transceiver.
P96/CTx0	CTx output	0	Connect to a CAN transceiver.
P10 ₀ to P10 ₇	Input port P10	ı	Input "H" or "L" level signal or open.




Figure 1.22.16 Pin Connections for CAN I/O Mode

Example of Circuit Application in CAN I/O Mode

Figure 1.22.17 shows example of circuit application in CAN I/O mode. Refer to the user's manual for CAN writer to handle pins controlled by a CAN writer.




Figure 1.22.17 Circuit Application in CAN I/O Mode

M16C/6N4 Group

Electrical Characteristics

Table 1.22.9 lists the flash memory electrical characteristics. Table 1.22.10 lists the flash memory version program/erase voltage and read operation voltage characteristics.

Table 1.22.9 Flash Memory Electrical Characteristics (Note 1)

Symbol	Parameter	Standard				
	Farameter	Min.	Тур.	Max.	Unit	
-	Word program time		30	200	μs	
-	Block erase time		1	4	S	
-	Erase all unlocked blocks time		1 × n (Note 2)	$4 \times n$	s	
-	Lock bit program time		30	200	μs	
tps	Flash memory circuit stabilization wait time			15	μs	

Note 1: Referenced to Vcc = 4.5 to 5.5 V, $T_{opr} = 0$ to 60 °C unless otherwise specified.

Note 2: n denotes the number of blocks to erase.

Table 1.22.10 Flash Memory Version Program/Erase Voltage and Read Operation Voltage Characteristics (at Topr = 0 to 60 °C)


Flash program, erase voltage	Flash read operation voltage
$Vcc = 5.0 \pm 0.5 \text{ V}$	Vcc = 4.2 to 5.5 V

M16C/6N4 Group Package Dimension

Package Dimension

100P6S-A MMP

Plastic 100pin 14×20mm body QFP



M16C/6N4 Group Register Index

Register Index

Α		COTECR	218		D	
AD0	. 190	COTRMIC	77	DA0		204
AD1		C0TSR	219	DA1		
AD2		C1AFS	219	DACON		
AD3		C1CONR	217	DAR0		
AD4		C1CTLR	213	DAR1		
AD5		C1GMR	211	DM0CON		
AD6		C1ICR	216	DM0IC		
AD7		C1IDR	216	DM0SL		
ADCON0 189,192,194,196,19		C1LMAR	211	DM1CON		95
ADCON1 189,192,194,196,19	,	C1LMBR	211	CM1IC		
ADCON2		C1MCTL0	212	DM1SL		
ADIC		C1MCTL1	212	DTT		
AIER		C1MCTL2	212			
AIER2		C1MCTL3	212		F	
AILN2	09	C1MCTL4	212	FMR0		269
С		C1MCTL5	212	FMR1		269
C01ERRIC	77	C1MCTL6	212		_	
C01WKIC		C1MCTL7	212		ı	
COAFS		C1MCTL8		ICTB2		133
COCONR		C1MCTL9		IDB0		131
COCTLR		C1MCTL10		IDB1		131
COGMR		C1MCTL11		IFSR0		86
COICR		C1MCTL12		IFSR1		86
COIDR		C1MCTL13		INTOIC		78
COLMAR		C1MCTL14		INT1IC		78
COLMBR		C1MCTL15		INT2IC		78
COMCTLO		C1RECIC		INT3IC		78
COMCTL1		C1RECR		INT4IC		78
COMCTL2		C1SSTR	_	INT5IC		78
COMCTL3		C1STR		INVC0		129
COMCTL4		C1TECR		INVC1		130
		C1TRMIC	_		K	
COMCTLS		C1TSR				
COMCTL7		CAN0/1 SLOT 0 to 15		KUPIC		77
COMCTL 8		: Time Stamp	209 210		0	
COMCTL8		: Data Field			_	
COMCTL 10		: Message Box	,	ONSF		107
COMCTL10		CCLKR			Р	
COMCTL11		CM0		Do	_	000
COMCTL12		CM1		P0		
COMCTL13		CM2		P1		
C0MCTL14		CPSRF		P2		
COMCTL15				P3		
CORECIC		CRCD		P4		
CORECR		CRCIN		P5		
COSSTR		CSE		P6		
COSTR	. 214	CSR	37	P7		239

P8			Т		U	
P9	239	TAO	105	U0BCNIC		7
P10			77	U0BRG		
PCLKR	52		105,108,110,115,117	U0C0		
PCR	241		105,132	U0C1		
PD0	238		132	U0MR		
PD1	238		77	U0RB		
PD2	238		105,108,110,115,117,135	U0SMR		
PD3	238			U0SMR2		
PD4	238		105,132			
PD5	238			U0SMR3		
PD6	238			U0SMR4		
PD7	238		. 105,108,110,112,115,117,135	U0TB		
PD8	238			U1BCNIC		
PD9	238			U1BRG		
PD10			105,108,110,112,115,117	U1C0		
PLC0			105,132	U1C1		
PM0			132	U1MR		
PM1			77	U1RB		
PM2	_	TA4MR	. 105,108,110,112,115,117,135	U1SMR		
PRCR		TABSR	106,121,134	U1SMR2		14
PUR0		TB0	120	U1SMR3		14
	_	TB0IC	77	U1SMR4		14
PUR1		TB0MR	120,122,123,125	U1TB		14
PUR2	240	TB1	120	U2BCNIC		7
R		TB1IC	77	U2BRG		14
RMAD0	90	TB1MR	120,122,123,125	U2C0		14
RMAD1		TB2	120,132	U2C1		14
		TB2IC	77	U2MR		14
RMAD2		TB2MR	120,122,123,125,135	U2RB		14
RMAD3		TB2SC	133	U2SMR		14
ROMCP	265	TB3	120	U2SMR2		14
S		TB3IC	77	U2SMR3		14
S0RIC	77		120,122,123,125	U2SMR4		14
S0TIC			120	U2TB		
			77	UCON		
S1RIC			120,122,123,125	UDF		
S1TIC				05		
S2RIC		_	77		W	
S2TIC			120,122,123,125	WDC		9
S3BRG				WDTS		_
S3C						0
S3IC						
S3TRR			96			
SAR0	96	THGSH	107,134			
CAD4	00					

REVISION HISTORY M16C/6N4 Group Hardware Manual

Rev.	Date	Description					
		Page	Summary				
1.00	May 30, 2003	_	First edition issued				



RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER HARDWARE MANUAL M16C/6N4 Group Rev.1.00


Editioned by

Committee of editing of RENESAS Semiconductor Hardware Manual

This book, or parts thereof, may not be reproduced in any form without permission of Renesas Technology Corporation.

Copyright © 2003. Renesas Technology Corporation, All rights reserved.

M16C/6N4 Group Hardware Manual





M16C/6N4 Group Usage Notes Reference Book

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES

For the most current **Usage Notes Reference Book**, please visit our website.

Before using this material, please visit our website to confirm that this is the most current document available.

Rev. 1.00

Revision date: May 30, 2003

RenesasTechnology www.renesas.com

Keep safety first in your circuit designs!

Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

- Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 - Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
- Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

Preface

The "Usage Notes Reference Book" is a compilation of usage notes from the Hardware Manual as well as technical news related to this product.



Table of Contents

Usage Precaution	
1.1 Precautions for External Bus	·
1.2 Precautions for PLL Frequency Synthesizer	
1.3 Precautions for Power Control	
1.4 Precautions for Protection	4
1.5 Precautions for Interrupts	!
1.5.1 Reading Address 00000 ₁₆	
1.5.2 SP Setting	
1.5.3 NMI Interrupt	!
1.5.4 Changing the Interrupt Generate Factor	6
1.5.5 INT Interrupt	6
1.5.6 Rewrite the Interrupt Control Register	
1.5.7 Watchdog Timer Interrupt	-
1.6 Precautions for DMAC	8
1.6.1 Write to DMAE Bit in DMiCON Register (i = 0, 1)	8
1.7 Precautions for Timers	9
1.7.1 Timer A	9
1.7.2 Timer B	12
1.8 Precautions for Serial I/O (Clock Synchronous Serial I/O Mode)	14
1.8.1 Transmission/reception	14
1.8.2 Transmission	14
1.8.3 Reception	14
1.9 Precaution for Serial I/O (Special Modes)	1 !
1.9.1 Special Mode 2	
1.9.2 Special Mode 4 (SIM Mode)	1 !
1.10 Precautions for A-D Converter	16
1.11 Precautions for CAN Module	18
1.11.1 Reading CiSTR Register (i = 0, 1)	18
1.11.2 CAN Transceiver in Boot Mode	20
1.12 Precautions for Programmable I/O Ports	2
1.13 Precautions for Electrical Characteristic Differences Between Mask ROM and Flash Memory Version Microcomputer	s 22
1.14 Precautions for Flash Memory Version	23
1.14.1 Precautions for Functions to Prevent Flash Memory from Rewriting	23
1.14.2 Precautions for Stop Mode	2
1.14.3 Precautions for Wait Mode	2
1.14.4 Precautions for Low Power Dissipation Mode and Ring Oscillator Low Power Dissipation Mode	e23
1.14.5 Writing command and data	
1.14.6 Precautions for Program Command	
1.14.7 Precautions for Lock Bit Program Command	
1.14.8 Operation speed	
1.14.9 Instructions to prevent from using	
1.14.10 Interrupts	
1.14.11 How to access	
1.14.12 Writing in user ROM area	
1.14.13 DMA transfer	24



1. Usage Precaution

1.1 Precautions for External Bus

- 1. The external ROM version can operate only in the microprocessor mode, connect the CNVss pin to Vcc.
- 2. When resetting CNVss pin with "H" input, contents of internal ROM cannot be read out.



1.2 Precautions for PLL Frequency Synthesizer

Make the supply voltage stable to use the PLL frequency synthesizer.

For ripple with the supply voltage 5 V, keep below 10 kHz as frequency, below 0.5 V (peak to peak) as voltage fluctuation band and below 1 V/mS as voltage fluctuation rate.

1.3 Precautions for Power Control

- 1. When exiting stop mode by hardware reset, set RESET pin to "L" until a main clock oscillation is stabilized.
- 2. Insert more than four NOP instructions after an WAIT instruction or a instruction to set the CM10 bit of the CM1 register to "1" (all clock stopped). When shifting to wait mode or stop mode, an instruction queue reads ahead to the next instruction to halt a program by an WAIT instruction and an instruction to set the CM10 bit to "1". The next instruction may be executed before entering wait mode or stop mode, depending on a combination of instruction and an execution timing.
- 3. Wait until the t_{d(M-L)} elapses or main clock oscillation stabilization time, whichever is longer, before switching the clock source for CPU clock to the main clock.
 Similarly, wait until the sub clock oscillates stably before switching the clock source for CPU clock to the sub clock.
- 4. Suggestions to reduce power consumption

(a) Ports

The processor retains the state of each I/O port even when it goes to wait mode or to stop mode. A current flows in active I/O ports. A pass current flows in input ports that high-impedance state. When entering wait mode or stop mode, set non-used ports to input and stabilize the potential.

(b) A-D converter

When A-D conversion is not performed, set the VCUT bit of the ADCON1 register to "0" (VREF not connection). When A-D conversion is performed, start the A-D conversion at least 1 µs or longer after setting the VCUT bit to "1" (VREF connection).

(c) D-A converter

When not performing D-A conversion, set the DAiE bit (i = 0, 1) of the DACON register to "0" (input inhibited) and DAi register to "0016".

(d) Stopping peripheral functions

Use the CM02 bit of the CM0 register to stop the unnecessary peripheral functions during wait mode. However, because the peripheral function clock (fc32) generated from the sub clock does not stop, this measure is not conducive to reducing the power consumption of the chip. If low speed mode or low power dissipation mode is to be changed to wait mode, set the CM02 bit to "0" (do not peripheral function clock stopped when in wait mode), before changing wait mode.

(e) Switching the oscillation-driving capacity

Set the driving capacity to "LOW" when oscillation is stable.

(f) External clock

When using an external clock input for the CPU clock, set the CM05 bit of the CM0 register to "1" (stop). Setting the CM05 bit to "1" disables the X_{OUT} pin from functioning, which helps to reduce the amount of current drawn in the chip. (When using an external clock input, note that the clock remains fed into the chip regardless of how the CM05 bit is set.)

1.4 Precautions for Protection

M16C/6N4 Group

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be set to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts or no DMA transfers will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction.



1.5 Precautions for Interrupts

1.5.1 Reading Address 0000016

Do not read the address 00000₁₆ in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 00000₁₆ during the interrupt sequence. At this time, the IR bit for the accepted interrupt is set to "0". If the address 00000₁₆ is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is set to "0". This causes a problem that the interrupt is canceled, or an unexpected interrupt is generated.

1.5.2 SP Setting

Set any value in the SP (USP, ISP) before accepting an interrupt. The SP (USP, ISP) is set to "000016" after reset. Therefore, if an interrupt is accepted before setting any value in the SP (USP, ISP), the program may go out of control.

Especially when using $\overline{\text{NMI}}$ interrupt, set a value in the ISP at the beginning of the program. For the first and only the first instruction after reset, all interrupts including $\overline{\text{NMI}}$ interrupt are disabled.

1.5.3 NMI Interrupt

- 1. The NMI interrupt cannot be disabled. If this interrupt is unused, connect the NMI pin to Vcc via a resistor (pull-up).
- 2. The input level of the $\overline{\text{NMI}}$ pin can be read by accessing the P8_5 bit of the P8 register. Note that the P8_5 bit can only be read when determining the pin level in $\overline{\text{NMI}}$ interrupt routine.
- 3. Stop mode cannot be entered into while input on the NMI pin is low. This is because while input on the NMI pin is low the CM10 bit of the CM1 register is fixed to "0".
- 4. Do not go to wait mode while input on the NMI pin is low. This is because when input on the NMI pin goes low, the CPU stops but CPU clock remains active; therefore, the current consumption in the chip does not drop. In this case, normal condition is restored by an interrupt generated thereafter.
- 5. The low and high level durations of the input signal to the NMI pin must each be 2 CPU clock cycles + 300 ns or more.



1.5.4 Changing the Interrupt Generate Factor

If the interrupt generate factor is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to "1" (interrupt requested). If you changed the interrupt generate factor for an interrupt that needs to be used, be sure to set the IR bit for that interrupt to "0" (interrupt not requested).

"Changing the interrupt generate factor" referred to here means any act of changing the source, polarity or timing of the interrupt assigned to each software interrupt number. Therefore, if a mode change of any peripheral function involves changing the generate factor, polarity or timing of an interrupt, be sure to set the IR bit for that interrupt to "0" (interrupt not requested) after making such changes. Refer to the description of each peripheral function for details about the interrupts from peripheral functions. Figure 1.5.1 shows the procedure for changing the interrupt generate factor.




Figure 1.5.1 Procedure for Changing Interrupt Generate Factor

1.5.5 INT Interrupt

- 1. Either an "L" level of at least $tw_{(INL)}$ or an "H" level of at least $tw_{(INL)}$ width is necessary for the signal input to pins $\overline{INT_0}$ through $\overline{INT_5}$ regardless of the CPU operation clock.
- 2. If the POL bit in the INT0IC to INT5IC registers or the IFSR17 to IFSR10 bits in the IFSR1 register are changed, the IR bit may inadvertently set to 1 (interrupt requested). Be sure to clear the IR bit to "0" (interrupt not requested) after changing any of those register bits.

1.5.6 Rewrite the Interrupt Control Register

- (1) The interrupt control register for any interrupt should be modified in places where no requests for that interrupt may occur. Otherwise, disable the interrupt before rewriting the interrupt control register.
- (2) To rewrite the interrupt control register for any interrupt after disabling that interrupt, be careful with the instruction to be used.

Changing any bit other than the IR bit

If while executing an instruction, a request for an interrupt controlled by the register being modified occurs, the IR bit in the register may not be set to "1" (interrupt requested), with the result that the interrupt request is ignored. If such a situation presents a problem, use the instructions shown below to modify the register.

Usable instructions: AND, OR, BCLR, BSET

Changing the IR bit

Depending on the instruction used, the IR bit may not always be set to "0" (interrupt not requested). Therefore, be sure to use the MOV instruction to set the IR bit to "0".

(3) When using the I flag to disable an interrupt, refer to the sample program fragments shown below as you set the I flag. (Refer to (2) for details about rewrite the interrupt control registers in the sample program fragments.)

Examples 1 through 3 show how to prevent the I flag from being set to "1" (interrupts enabled) before the interrupt control register is rewrited, owing to the effects of the internal bus and the instruction queue buffer.

Example 1: Using the NOP instruction to keep the program waiting until the interrupt control register is modified INT SWITCH1:

```
FCLR I ; Disable interrupts.
```

AND.B #00H, 0055H ; Set the TA0IC register to "0016".

NOP ;

NOP

FSET I ; Enable interrupts.

The number of NOP instruction is as follows.

- PM20 of the PM2 register = 1 (1 wait): 2
- PM20 = 0 (2 waits) : 3
- When using HOLD function: 4.

Example 2: Using the dummy read to keep the FSET instruction waiting

```
INT SWITCH2:
```

FCLR I ; Disable interrupts.

AND.B #00h,0055h ; Set the TAOIC register to "0016".

MOV.W MEM,R0 ; <u>Dummy read.</u> FSET I ; Enable interrupts.

Example 3: Using the POPC instruction to changing the I flag

INT SWITCH3:

PUSHC FLG

FCLR I ;Disable interrupts.

AND.B #00h,0055h; Set the TA0IC register to "0016".

POPC FLG ; Enable interrupts.

1.5.7 Watchdog Timer Interrupt

Initialize the watchdog timer after the watchdog timer interrupt occurs.



1.6 Precautions for DMAC

1.6.1 Write to DMAE Bit in DMiCON Register (i = 0, 1)

When both of the conditions below are met, follow the steps below.

Conditions

- The DMAE bit is set to "1" again while it remains set (DMAi is in an active state).
- A DMA request may occur simultaneously when the DMAE bit is being written.
- Step 1: Write "1" to the DMAE bit and DMAS bit in DMiCON register simultaneously (Note 1).
- Step 2: Make sure that the DMAi is in an initial state (Note 2) in a program.

If the DMAi is not in an initial state, the above steps should be repeated.

- Note 1: The DMAS bit remains unchanged even if "1" is written. However, if "0" is written to this bit, it is set to "0" (DMA not requested). In order to prevent the DMAS bit from being modified to "0, "1" should be written to the DMAS bit when "1" is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained.

 Similarly, when writing to the DMAE bit with a read-modify-write instruction, "1" should be written to the DMAS bit in order to maintain a DMA request which is generated during execution.
- Note 2: Read the TCRi register to verify whether the DMAi is in an initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in an initial state. (If a DMA request occurs after writing to the DMAE bit, the value written to the TCRi register is "1".) If the read value is a value in the middle of transfer, the DMAi is not in an initial state.



1.7 Precautions for Timers

1.7.1 Timer A

M16C/6N4 Group

1.7.1.1 Timer A (Timer Mode)

- 1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register and the TAi register before setting the TAiS bit in the TABSR register to "1" (count starts).
 - Always make sure the TAiMR register is modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.
- 2. While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, if the counter is read at the same time it is reloaded, the value "FFF₁₆" is read. Also, if the counter is read before it starts counting after a value is set in the TAi register while not counting, the set value is read.
- 3. If a low-level signal is applied to the $\overline{\text{NMI}}$ pin when the IVPCR1 bit = 1 (three-phase output forcible cutoff by input on $\overline{\text{NMI}}$ pin enabled) of the TB2SC register, the TA1out, TA2out and TA4out pins go to a high-impedance state.

1.7.1.2 Timer A (Event Counter Mode)

- 1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the UDF register, the ONSF register TAZIE, TA0TGL and TA0TGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).
 - Always make sure the TAiMR register, the UDF register, the ONSF register TAZIE, TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.
- 2. While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, "FFFF16" can be read in underflow, while reloading, and "000016" in overflow. When setting TAi register to a value during a counter stop, the setting value can be read before a counter starts counting. Also, if the counter is read before it starts counting after a value is set in the TAi register while not counting, the set value is read.
- 3. If a low-level signal is applied to the $\overline{\text{NMI}}$ pin when the IVPCR1 bit = 1 (three-phase output forcible cutoff by input on $\overline{\text{NMI}}$ pin enabled) of the TB2SC register, the TA1out, TA2out and TA4out pins go to a high-impedance state.



M16C/6N4 Group

- 1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts). Always make sure the TAiMR register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.
- 2. When setting the TAiS bit of the TABSR register to "0" (count stop), the followings occur:
 - A counter stops counting and a content of reload register is reloaded.
 - TAiout pin outputs "L".
 - After one cycle of the CPU clock, the IR bit of the TAilC register is set to "1" (interrupt request).
- 3. Output in one-shot timer mode synchronizes with a count source internally generated. When an external trigger has been selected, one-cycle delay of a count source as maximum occurs between a trigger input to TAi_{IN} pin and output in one-shot timer mode.
- 4. The IR bit is set to "1" when timer operation mode is set with any of the following procedures:
 - · Select one-shot timer mode after reset.
 - Change an operation mode from timer mode to one-shot timer mode.
 - Change an operation mode from event counter mode to one-shot timer mode.
 To use the timer Ai interrupt (the IR bit), set the IR bit to "0" after the changes listed above have been made.
- 5. When a trigger occurs, while counting, a counter reloads the reload register to continue counting after generating a re-trigger and counting down once. To generate a trigger while counting, generate a second trigger between occurring the previous trigger and operating longer than one cycle of a timer count source.
- 6. If a low-level signal is applied to the $\overline{\text{NMI}}$ pin when the IVPCR1 bit = 1 (three-phase output forcible cutoff by input on $\overline{\text{NMI}}$ pin enabled) of the TB2SC register, the TA1out, TA2out and TA4out pins go to a high-impedance state.



1.7.1.4 Timer A (Pulse Width Modulation Mode)

- 1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts). Always make sure the TAiMR register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.
- 2. The IR bit is set to "1" when setting a timer operation mode with any of the following procedures:
 - · Select the PWM mode after reset.
 - Change an operation mode from timer mode to PWM mode.
 - Change an operation mode from event counter mode to PWM mode. To use the timer Ai interrupt (the IR bit), set the IR bit to "0" by program after the above listed changes have been made.
- 3. When setting TAiS bit to "0" (count stop) during PWM pulse output, the following action occurs:
 - · Stop counting.
 - When TAiout pin is output "H", output level is set to "L" and the IR bit is set to "1".
 - When TAiou⊤ pin is output "L", both output level and the IR bit remain unchanged.
- 4. If a low-level signal is applied to the $\overline{\text{NMI}}$ pin when the IVPCR1 bit = 1 (three-phase output forcible cutoff by input on $\overline{\text{NMI}}$ pin enabled) of the TB2SC register, the TA1out, TA2out and TA4out pins go to a high-impedance state.

M16C/6N4 Group

1.7.2 Timer B

1.7.2.1 Timer B (Timer Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 5) register and TBi register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not.

The TB0S to TB2S bits are the bits 5 to 7 of the TABSR register, the TB3S to TB5S bits are the bits 5 to 7 of the TBSR register.

2. A value of a counter, while counting, can be read in the TBi register at any time. "FFFF16" is read while reloading. Setting value is read between setting values in TBi register at count stop and starting a counter.

1.7.2.2 Timer B (Event Counter Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 5) register and TBi register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not.

The TB0S to TB2S bits are the bits 5 to 7 of the TABSR register, the TB3S to TB5S bits are the bits 5 to 7 of the TBSR register.

2. A value of a counter, while counting, can be read in the TBi register at any time. "FFFF16" is read while reloading. Setting value is read between setting values in TBi register at count stop and starting a counter.



M16C/6N4 Group

- 1. The timer remains idle after reset. Set the mode, count source, etc. using the TBiMR (i = 0 to 5) register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts). Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not. To clear the MR3 bit to "0" by writing to the TBiMR register while the TBiS bit = "1" (count starts), be sure to write the same value as previously written to the TM0D0, TM0D1, MR0, MR1, TCK0 and TCK1 bits and a 0 to the MR2 bit.
- 2. The IR bit of TBiIC register (i = 0 to 5) goes to "1" (interrupt request), when an effective edge of a measurement pulse is input or timer Bi is overflowed. The factor of interrupt request can be determined by use of the MR3 bit of TBiMR register within the interrupt routine.
- 3. If the source of interrupt cannot be identified by the MR3 bit such as when the measurement pulse input and a timer overflow occur at the same time, use another timer to count the number of times timer B has overflowed.
- 4. To set the MR3 bit to "0" (no overflow), set TBiMR register with setting the TBiS bit to "1" and counting the next count source after setting the MR3 bit to "1" (overflow).
- 5. Use the IR bit of the TBilC register to detect only overflows. Use the MR3 bit only to determine the interrupt factor within the interrupt routine.
- 6. When a count is started and the first effective edge is input, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.
- 7. A value of the counter is indeterminate at the beginning of a count. The MR3 bit may be set to "1" and timer Bi interrupt request may be generated between a count start and an effective edge input.
- 8. For pulse width measurement, pulse widths are successively measured. Use program to check whether the measurement result is an "H" level width or an "L" level width.



1.8 Precautions for Serial I/O (Clock Synchronous Serial I/O Mode)

1.8.1 Transmission/reception

- 1. With an external clock selected, and choosing the RTS function, the output level of the RTS_i pin goes to "L" when the data-receivable status becomes ready, which informs the transmission side that the reception has become ready. The output level of the RTS_i pin goes to "H" when reception starts. So if the RTS_i pin is connected to the CTS_i pin on the transmission side, the circuit can transmission and reception data with consistent timing. With the internal clock, the RTS function has no effect.
- 2. If a low-level signal is applied to the $\overline{\text{NMI}}$ pin when the IVPCR1 bit = 1 (three-phase output forcible cutoff by input on $\overline{\text{NMI}}$ pin enabled) of the TB2SC register, the $\overline{\text{RTS}_2}$ and CLK₂ pins go to a high-impedance state.

1.8.2 Transmission

When an external clock is selected, the conditions must be met while if the CKPOL bit of the UiC0 register = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit of the UiC0 register = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

- The TE bit of the UiC1 register = 1 (transmission enabled)
- The TI bit of the UiC1 register = 0 (data present in UiTB register)
- If CTS function is selected, input on the CTS pin = L

1.8.3 Reception

- 1. In operating the clock synchronous serial I/O, operating a transmitter generates a shift clock. Fix settings for transmission even when using the device only for reception. Dummy data is output to the outside from the TxDi (i = 0 to 2) pin when receiving data.
- 2. When an internal clock is selected, set the TE bit of the UiC1 register to "1" (transmission enabled) and write dummy data to the UiTB register, and the shift clock will thereby be generated. When an external clock is selected, set the TE bit to "1" and write dummy data to the UiTB register, and the shift clock will be generated when the external clock is fed to the CLK_i input pin.
- 3. When successively receiving data, if all bits of the next receive data are prepared in the UARTi receive register while the RI bit of the UiC1 register = 1 (data present in the UiRB register), an overrun error occurs and the OER bit of the UiRB register is set to "1" (overrun error occurred). In this case, because the content of the UiRB register is indeterminate, a corrective measure must be taken by programs on the transmit and receive sides so that the valid data before the overrun error occurred will be retransmitted. Note that when an overrun error occurred, the IR bit of the SiRIC register does not change state.
- 4. To receive data in succession, set dummy data in the lower-order byte of the UiTB register every time reception is made.
- 5. When an external clock is selected, the conditions must be met while if the CKPOL bit = 0, the external clock is in the high state; if the CKPOL bit = 1, the external clock is in the low state.
 - The RE bit of the UiC1 register = 1 (reception enabled)
 - The TE bit of the UiC1 register = 1 (transmission enabled)
 - The TI bit of the UiC1 register = 0 (data present in the UiTB register)



1.9 Precaution for Serial I/O (Special Modes)

1.9.1 Special Mode 2

If a low-level signal is applied to the $\overline{\text{NMI}}$ pin when the TB2SC register IVPCR1 bit = 1 (three-phase output forcible cutoff by input on $\overline{\text{NMI}}$ pin enabled), the RTS₂ and CLK₂ pins go to a high-impedance state.

1.9.2 Special Mode 4 (SIM Mode)

A transmit interrupt request is generated by setting the U2C1 register U2IRS bit to "1" (transmission complete) and U2ERE bit to "1" (error signal output) after reset. Therefore, when using SIM mode, be sure to set the IR bit to "0" (no interrupt request) after setting these bits.

1.10 Precautions for A-D Converter

- 1. Set the ADCON0 (except bit 6), ADCON1 and ADCON2 registers when A-D conversion is stopped (before a trigger occurs).
- 2. When the VCUT bit of the ADCON1 register is changed from "0" (VREF not connected) to "1" (VREF connected), start A-D conversion after passing 1 μs or longer.
- 3. To prevent noise-induced device malfunction or latchup, as well as to reduce conversion errors, insert capacitors between the AVcc, VREF, and analog input pins (ANi (i = 0 to 7), ANoi, and AN2i) each and the AVss pin. Similarly, insert a capacitor between the Vcc pin and the Vss pin. Figure 1.10.1 is an example connection of each pin.
- 4. Make sure the port direction bits for those pins that are used as analog inputs are set to "0" (input mode). Also, if the TGR bit of the ADCON0 register = 1 (external trigger), make sure the port direction bit for the ADTRG pin is set to "0" (input mode).
- 5. When using key input interrupts, do not use any of the four AN₄ to AN₇ pins as analog inputs. (A key input interrupt request is generated when the A-D input voltage goes low.)
- 6. The ϕ_{AD} frequency must be 10 MHz or less. Without sample-and-hold function, limit the ϕ_{AD} frequency to 250 kHz or more. With the sample and hold function, limit the ϕ_{AD} frequency to 1 MHz or more.
- 7. When changing an A-D operation mode, select analog input pin again in the CH2 to CH0 bits of the ADCON0 register and the SCAN1 to SCAN0 bits of the ADCON1 register.




Figure 1.10.1 Use of capacitors to reduce noise

- 8. If the CPU reads the ADi register at the same time the conversion result is stored in the ADi register after completion of A-D conversion, an incorrect value may be stored in the ADi register. This problem occurs when a divide-by-n clock derived from the main clock or a sub clock is selected for CPU clock.
 - When operating in one-shot or single-sweep mode
 Check to see that A-D conversion is completed before reading the target ADi register. (Check the IR bit of the ADIC register to see if A-D conversion is completed.)
 - When operating in repeat mode or repeat sweep mode 0 or 1
 Use the main clock for CPU clock directly without dividing it.
- 9. If A-D conversion is forcibly terminated while in progress by setting the ADST bit of the ADCON0 register to "0" (A-D conversion halted), the conversion result of the A-D converter is indeterminate. The contents of ADi registers irrelevant to A-D conversion may also become indeterminate. If while A-D conversion is underway the ADST bit is set to "0" in a program, ignore the values of all ADi registers.

1.11 Precautions for CAN Module

1.11.1 Reading CiSTR Register (i = 0, 1)

The CAN module on the M16C/6N4 group updates the status of the CiSTR register in a certain period. When the CPU and the CAN module access to the CiSTR register at the same time, the CPU has the access priority; the access from the CAN module is disabled. Consequently, when the updating period of the CAN module matches the access period from the CPU, the status of the CAN module cannot be updated. (Refer to Figure 1.11.1.)

Accordingly, be careful about the following points so that the access period from the CPU should not match the updating period of the CAN module:

- (1) There should be a wait time of 3fcan or longer (refer to Table 1.11.1) before the CPU reads the CiSTR register. (Refer to Figure 1.11.2.)
- (2) When the CPU polls the CiSTR register, the polling period must be 3fcan or longer. (Refer to Figure 1.11.3.)

Table 1.11.1 CAN Module Status Updating Period

$3f_{CAN}$ period = $3 \times X_{IN}$ (Original oscillation period) \times Division value of the CAN clock (CCLK)		
(Example 1) Condition X _{IN} 16 MHz CCLK: Divided by 1	3fcan period = $3 \times 62.5 \text{ ns} \times 1 = 187.5 \text{ ns}$	
(Example 2) Condition X _{IN} 16 MHz CCLK: Divided by 2	$3 f_{CAN} period = 3 \times 62.5 ns \times 2 = 375 ns$	
(Example 3) Condition X _{IN} 16 MHz CCLK: Divided by 4	$3 f_{CAN} period = 3 \times 62.5 ns \times 4 = 750 ns$	
(Example 4) Condition X _{IN} 16 MHz CCLK: Divided by 8	3fcan period = 3×62.5 ns $\times 8 = 1.5 \mu$ s	
(Example 5) Condition X _{IN} 16 MHz CCLK: Divided by 16	3fcan period = 3×62.5 ns $\times 16 = 3 \mu$ s	




Figure 1.11.1 When Updating Period of CAN Module Matches Access Period from CPU




Figure 1.11.2 With a Wait Time of 3fcan Before CPU Read





Figure 1.11.3 When Polling Period of CPU is 3fcan or Longer

1.11.2 CAN Transceiver in Boot Mode

When programming the flash memory in boot mode via CAN bus, the operation mode of CAN transceiver should be set to "high-speed mode" or "normal operation mode". If the operation mode is controlled by the microcomputer, CAN transceiver must be set the operation mode to "high-speed mode" or "normal operation mode" before programming the flash memory by changing the switch etc. Table 1.11.2 and 1.11.3 show pin connections of CAN transceiver.

Table 1.11.2 Pin Connections of CAN Transceiver (In case of PCA82C250: Philips product)




i = 0, 1

Note 1: The pin which controls the operation mode of CAN transceiver.

Note 2: Connect to enabled port to control CAN transceiver.

Table 1.11.3 Pin Connections of CAN Transceiver (In case of PCA82C252: Philips product)



i = 0, 1

Note 1: The pin which controls the operation mode of CAN transceiver.

Note 2: Connect to enabled port to control CAN transceiver.

1.12 Precautions for Programmable I/O Ports

- 1. If a low-level signal is applied to the $\overline{\text{NMI}}$ pin when the TB2SC register IVPCR1 bit = "1" (three-phase output forcible cutoff by input on $\overline{\text{NMI}}$ pin enabled), the P7₂ to P7₅, P8₀ and P8₁ pins go to a high-impedance state.
- 2. Setting the SM32 bit in the S3C register to "1" causes the P92 pin to go to a high-impedance state.
- 3. The input threshold voltage of pins differs between programmable input/output ports and peripheral functions.

Therefore, if any pin is shared by a programmable input/output port and a peripheral function and the input level at this pin is outside the range of recommended operating conditions V_{IH} and V_{IL} (neither "high" nor "low"), the input level may be determined differently depending on which side—the programmable input/output port or the peripheral function—is currently selected.

1.13 Precautions for Electrical Characteristic Differences Between Mask ROM and Flash Memory Version Microcomputers

Flash memory version and mask ROM version may have different characteristics, operating margin, noise tolerated dose, noise width dose in electrical characteristics due to internal ROM, different layout pattern, etc. When switching to the mask ROM version, conduct equivalent tests as system evaluation tests conducted in the flash memory version.



1.14 Precautions for Flash Memory Version

1.14.1 Precautions for Functions to Prevent Flash Memory from Rewriting

ID codes are stored in addresses 0FFFDF₁₆, 0FFFEB₁₆, 0FFFEB₁₆, 0FFFEF₁₆, 0FFFFF₁₆, and 0FFFFB₁₆. If wrong data are written to theses addresses, the flash memory cannot be read or written in standard serial I/O mode and CAN I/O mode.

The ROMCP register is mapped in address 0FFFFF₁₆. If wrong data is written to this address, the flash memory cannot be read or written in parallel I/O mode.

In the flash memory version of microcomputer, these addresses are allocated to the vector addresses (H) of fixed vectors.

1.14.2 Precautions for Stop Mode

When shifting to stop mode, the following settings are required:

- Set the FMR01 bit to "0" (CPU rewrite mode disabled) and disable DMA transfers before setting the CM10 bit to "1" (stop mode).
- Execute the JMP.B instruction subsequent to the instruction which sets the CM10 bit to "1" (stop mode)

Program after returning from stop mode

1.14.3 Precautions for Wait Mode

When shifting to wait mode, set the FMR01 bit to "0" (CPU rewrite mode disabled) before executing the WAIT instruction.

1.14.4 Precautions for Low Power Dissipation Mode and Ring Oscillator Low Power Dissipation Mode

If the CM05 bit is set to "1" (main clock stop), the following commands must not be executed.

- Program
- · Block erase
- · Erase all unlocked blocks
- Lock bit program

1.14.5 Writing command and data

Write the command code and data at even addresses.

1.14.6 Precautions for Program Command

Write "xx40₁₆" in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.

1.14.7 Precautions for Lock Bit Program Command

Write "xx77₁₆" in the first bus cycle and write "xxD0₁₆" to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit for the specified block is set to "0". Make sure the address value specified in the first bus cycle is the same uppermost block address that is specified in the second bus cycle.



1.14.8 Operation speed

Before entering CPU rewrite mode (EW0 or EW1 mode), select 10 MHz or less for BCLK using the CM06 bit of the CM0 register and the CM17 to CM16 bits of the CM1 register. Also, set the PM17 bit of the PM1 register to "1" (with wait state).

1.14.9 Instructions to prevent from using

The following instructions cannot be used in EW0 mode because the flash memory's internal data is referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

1.14.10 Interrupts

EW0 Mode

- Any interrupt which has a vector in the variable vector table can be used providing that its vector is transferred into the RAM area.
- The NMI and watchdog timer interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.
- Because the rewrite operation is halted when a $\overline{\text{NMI}}$ or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.
- The address match interrupt cannot be used because the flash memory's internal data is referenced.

EW1 Mode

- Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program or auto erase period.
- · Avoid using watchdog timer interrupts.
- The NMI interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table.

Because the rewrite operation is halted when a NMI interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

1.14.11 How to access

To set the FMR01, FMR02, or FMR11 bit to "1", write "0" and then "1" in succession. This is necessary to ensure that no interrupts or no DMA transfers will occur before writing "1" after writing "0". Also only when $\overline{\text{NMI}}$ pin is "H" level.

1.14.12 Writing in user ROM area

EW0 Mode

• If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O, parallel I/O or CAN I/O mode should be used.

EW1 Mode

Avoid rewriting any block in which the rewrite control program is stored.

1.14.13 DMA transfer

In EW1 mode, make sure that no DMA transfers will occur while the FMR00 bit of the FMR0 register = 0 (during the auto program or auto erase period).

REVISION HISTORY	M16C/6N4 Group Usage Notes
------------------	----------------------------

Rev.	Date	Description	
		Page	Summary
1.00	May 30, 2003	_	First edition issued



RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER USAGE NOTES REFERENCE BOOK M16C/6N4 Group Rev.1.00

Editioned by

Committee of editing of RENESAS Semiconductor Usage Notes Reference Book

This book, or parts thereof, may not be reproduced in any form without permission of Renesas Technology Corporation.

Copyright © 2003. Renesas Technology Corporation, All rights reserved.

M16C/6N4 Group Usage Notes Reference Book

