TMS45160, TMS45160P 262144-WORD BY 16-BIT HIGH-SPEED DYNAMIC RANDOM-ACCESS MEMORIES

SMHS160D - AUGUST 1992 - REVISED JUNE 1995

This data sheet is applicable to all TMS45160/Ps symbolized with Revision "D" and subsequent revisions as described on page 21.

- Organization . . . 262144 × 16
- 5-V Supply (±10% Tolerance)
- Performance Ranges:

	ACCESS TIME ^t RAC MAX	ACCESS TIME ^t CAC MAX	ACCESS TIME ^t AA MAX	READ OR WRITE CYCLE MIN
'45160/P-60	60 ns	15 ns	30 ns	110 ns
'45160/P-70	70 ns	20 ns	35 ns	130 ns
'45160/P-80	80 ns	20 ns	40 ns	150 ns

- Enhanced-Page-Mode Operation With xCAS-Before-RAS (xCBR) Refresh
- Long Refresh Period
 512-Cycle Refresh in 8 ms (Max)
 64 ms Max for Low Power With
 Self-Refresh Version (TMS45160P)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC™ CMOS Process
- All Inputs, Outputs, and Clocks Are TTL Compatible
- High-Reliability, 40-Lead, 400-Mil-Wide Plastic Surface-Mount (SOJ) Package and 40/44-Lead Thin Small-Outline Package (TSOP)
- Operating Free-Air Temperature Range 0°C to 70°C
- Low Power With Self-Refresh Version
- Upper and Lower Byte Control During Read and Write Operations

I	DZ PACKAGE (TOP VIEW)				DGE PACKAGE (TOP VIEW)				
VCC 0 DQ0 0 DQ1 0 DQ2 0 DQ3 0 VCC 0 DQ4 0 DQ5 0 DQ6 0 DQ7 0 NC 0 W 0 RAS 0 A0 0 A1 0 A2 0 A3 0 VCC 0	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18	38] 38] 38] 38] 38] 38] 38] 38]	VSS DQ15 DQ14 DQ13 DQ12 VSS DQ11 DQ10 DQ9 DQ8 NC LCAS UCAS OE A8 A7 A6 A5 A4 VSS	VCC 0 DQ0 0 DQ1 0 DQ2 0 DQ3 0 VCC 0 DQ4 0 DQ5 0 DQ6 0 DQ7 0	2 3 4 5 6 7 8 9 10 13 14 15 16 17 18 19 20 21	42: 41: 40: 39: 38: 37: 36: 35: 31: 30: 29: 26: 25: 24:	VSS DQ11 DQ10 DQ9 DQ8 DQ8 DCAS DCAS DCAS DA8		
				V _{CC}	22	23	V _{SS}		

PIN NOMENCLATURE					
A0-A8 DQ0-DQ15 LCAS NC OE RAS UCAS VCC VSS W	Address Inputs Data In/Data Out Lower Column-Address Strobe No Internal Connection Output Enable Row-Address Strobe Upper Column-Address Strobe 5-V Supply Ground Write Enable				

description

The TMS45160 series are high-speed, 4194304-bit dynamic random-access memories organized as 262144 words of 16 bits each. The TMS45160P series are high-speed, low-power, self-refresh 4194304-bit dynamic random-access memories organized as 262144 words of 16 bits each. They employ state-of-the-art EPICTM (Enhanced Performance Implanted CMOS) technology for high performance, reliability, and low power at low cost.

These devices feature maximum \overline{RAS} access times of 60 ns, 70 ns, and 80 ns. Maximum power dissipation is as low as 770 mW operating and 11 mW standby on 80-ns devices. All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS45160 and TMS45160P are each offered in a 40-lead plastic surface-mount SOJ package (DZ suffix) and a 40/44-lead plastic surface-mount small-outline (TSOP) package (DGE suffix). These packages are characterized for operation from 0°C to 70°C.

EPIC is a trademark of Texas Instruments Incorporated.



TMS45160, TMS45160P 262144-WORD BY 16-BIT HIGH-SPEED DYNAMIC RANDOM-ACCESS MEMORIES

SMHS160D - AUGUST 1992 - REVISED JUNE 1995

operation

dual CAS

Two $\overline{\text{CAS}}$ pins ($\overline{\text{LCAS}}$ – $\overline{\text{UCAS}}$) are provided to give independent control of the 16 data I/O pins ($\overline{\text{DQ0}}$ – $\overline{\text{DQ15}}$) with $\overline{\text{LCAS}}$ corresponding to $\overline{\text{DQ8}}$ – $\overline{\text{DQ15}}$. For read or write cycles, the column address is latched on the first $\overline{\text{xCAS}}$ falling edge. Each $\overline{\text{xCAS}}$ going low enables its corresponding $\overline{\text{DQx}}$ pins with data associated with the column address latched on the first falling $\overline{\text{xCAS}}$ edge. All address setup and hold parameters are referenced to the first falling $\overline{\text{xCAS}}$ edge. The delay time from $\overline{\text{xCAS}}$ low to valid data out (see parameter $\overline{\text{tCAC}}$) is measured from each individual $\overline{\text{xCAS}}$ to its corresponding $\overline{\text{DQx}}$ pins.

In order to latch in a new column address, both \overline{xCAS} pins must be brought high. The column precharge time (see parameter t_{CP}) is measured from the last \overline{xCAS} rising edge to the first falling \overline{xCAS} edge of the new cycle. Keeping a column address valid while toggling \overline{xCAS} requires a minimum setup time, t_{CLCH} . During t_{CLCH} , at least one \overline{xCAS} must be brought low before the other \overline{xCAS} is taken high.

For early-write cycles, the data is latched on the first falling edge of \overline{xCAS} . Only the DQs that have the corresponding \overline{xCAS} low are written into. Each \overline{xCAS} must meet t_{CAS} minimum in order to ensure writing into the storage cell. In order to latch a new address and new data, both \overline{xCAS} pins must go high and meet t_{CP} .

enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum \overline{RAS} low time and the \overline{xCAS} page-mode cycle time used. With minimum \overline{xCAS} page cycle time, all 512 columns specified by column addresses A0 through A8 can be accessed without intervening \overline{RAS} cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of \overline{RAS} . The buffers act as transparent or flow-through latches while \overline{xCAS} is high. The first falling edge of \overline{xCAS} latches the column addresses. This feature allows the devices to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as column address is valid rather than when \overline{xCAS} transitions low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after t_{RAH} (row-address hold time) has been satisfied, usually well in advance of the falling edge of \overline{xCAS} . In this case, data is obtained after t_{CAC} max (access time from \overline{xCAS} low) if t_{AA} max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time \overline{xCAS} goes high, minimum access time for the next cycle is determined by t_{CPA} (access time from rising edge of the last \overline{xCAS}).

address (A0-A8)

Eighteen address bits are required to decode 1 of 262144 storage cell locations. Nine row-address bits are set up on A0 through A8 and latched onto the chip by \overline{RAS} . Then, nine column-address bits are set up on A0 through A8 and latched onto the chip by the first \overline{xCAS} . All addresses must be stable on or before the falling edge of \overline{RAS} and \overline{xCAS} . \overline{RAS} is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. \overline{xCAS} is used as a chip select, activating its corresponding output buffer and latching the address bits into the column-address buffers.

write enable (\overline{W})

The read or write mode is selected through \overline{W} . A logic high on \overline{W} selects the read mode and a logic low selects the write mode. \overline{W} can be driven from the standard TTL circuits without a pullup resistor. The data input lines are disabled when the read mode is selected. When \overline{W} goes low prior to \overline{xCAS} (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation with \overline{OE} grounded.



data in (DQ0-DQ15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of \overline{xCAS} or \overline{W} strobes data into the on-chip data latch. In an early-write cycle, \overline{W} is brought low prior to \overline{xCAS} and the data is strobed in by the first occurring \overline{xCAS} with setup and hold times referenced to data in. In a delayed-write or read-modify-write cycle, \overline{xCAS} is already low and the data is strobed in by \overline{W} with setup and hold times referenced to data in. In a delayed-write or read-modify-write cycle, \overline{OE} must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines.

data out (DQ0-DQ15)

The 3-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 74 $\overline{\text{TTL}}$ loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until $\overline{\text{xCAS}}$ and $\overline{\text{OE}}$ are brought low. In a read cycle, the output becomes valid after the access-time interval t_{CAC} (which begins with the negative transition of $\overline{\text{xCAS}}$) as long as t_{RAC} and t_{AA} are satisfied.

output enable (OE)

 \overline{OE} controls the impedance of the output buffers. When \overline{OE} is high, the buffers remain in the high-impedance state. Bringing \overline{OE} low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both \overline{RAS} and \overline{xCAS} to be brought low for the output buffers to go into the low-impedance state. They remain in the low-impedance state until either \overline{OE} or \overline{xCAS} is brought high.

RAS-only refresh

A refresh operation must be performed at least once every 8 ms (64 ms for TMS45160P) to retain data. This can be achieved by strobing each of the 512 rows (A0–A8). A normal read or write cycle refreshes all bits in each row that is selected. A \overline{RAS} -only operation can be used by holding all \overline{xCAS} at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a \overline{RAS} -only refresh.

hidden refresh

Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding $\overline{\text{RAS}}$ at V_{IL} after a read operation and cycling $\overline{\text{RAS}}$ after a specified precharge period, similar to a $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored and the refresh address is generated internally.

xCAS-before-RAS (xCBR) refresh

xCBR refresh is utilized by bringing at least one \overline{xCAS} low earlier than \overline{RAS} (see parameter t_{CSR}) and holding it low after \overline{RAS} falls (see parameter t_{CHR}). For successive xCBR refresh cycles, \overline{xCAS} can remain low while cycling \overline{RAS} . The external address is ignored and the refresh address is generated internally.

A low-power battery-backup refresh mode that requires less than 500- μ A refresh current is available on the TMS45160P. Data integrity is maintained using xCBR refresh with a period of 125 μ s holding RAS low for less than 1 μ s. To minimize current consumption, all input levels must be at CMOS levels (V_{IL} \leq 0.2 V, V_{IH} \geq V_{CC} - 0.2 V).

self refresh (TMS45160P)

The self-refresh mode is entered by dropping \overline{xCAS} low prior to \overline{RAS} going low. Then \overline{xCAS} and \overline{RAS} are both held low for a minimum of 100 μs . The chip is refreshed internally by an on-board oscillator. No external address is required since the CBR counter is used to keep track of the address. To exit the self-refresh mode, both \overline{RAS} and \overline{xCAS} are brought high to satisfy t_{CHS}. Upon exiting the self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. This ensures that the DRAM is fully refreshed.



TMS45160, TMS45160P 262144-WORD BY 16-BIT HIGH-SPEED DYNAMIC RANDOM-ACCESS MEMORIES


SMHS160D - AUGUST 1992 - REVISED JUNE 1995

power up

To achieve proper device operation, an initial pause of 200 μs followed by a minimum of eight \overline{RAS} cycles is required after power up to the full V_{CC} level. These eight initialization cycles must include at least one refresh (\overline{RAS} -only or \overline{xCBR}) cycle.




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown are for the DZ package.



functional block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Voltage range on any pin (see Note 1)	– 1 V to 7 V
Short-circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range, T _A	
Storage temperature range, T _{stq} – 5	5°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to $V_{\mbox{\scriptsize SS}}$.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage		0		V
٧ _{IH}	High-level input voltage	2.4		6.5	V
V_{IL}	Low-level input voltage (see Note 2)	– 1		8.0	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			'45160-60 '45160P-60		'45160-70 '45160P-70		'45160-80 '45160P-80		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	
VOH	High-level output voltage	I _{OH} = - 5 mA		2.4		2.4		2.4		٧
VOL	Low-level output voltage	I _{OL} = 4.2 mA			0.4		0.4		0.4	٧
Ц	Input current (leakage)	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 0 \text{ V to } 6$ All others = 0 V to V_{CC}	6.5 V,		± 10		± 10		± 10	μΑ
IO	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}} = 5.5 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V to}$	V _{CC} ,		± 10		± 10		± 10	μΑ
ICC1 ^{†§}	Read- or write-cycle current	V _{CC} = 5.5 V, Minimum cy	cle		180		160		140	mA
	0	V _{IH} = 2.4 V (TTL), <u>After</u> 1 memory cycle, RAS and xCAS high			2		2		2	mA
ICC2	Standby current	V _{IH} = V _{CC} - 0.2 V (CMOS),	'45160		1		1		1	mA
		After 1 memory cycle, RAS and xCAS high	'45160P		350		350		350	μΑ
lCC3‡	Average refresh current (RAS-only refresh or CBR)		V _{CC} = 5.5 V, Minimum cycle, (RAS only), RAS cycling, xCAS high (CBR only),		180		160		140	mA
I _{CC4} †§	Average page current	$\frac{\text{V}_{\text{CC}}}{\text{RAS}} = 5.5 \text{ V}, \qquad \frac{\text{t}_{\text{PC}} = \text{MIN},}{\text{x}_{\text{CAS}}} \text{ cyclin}$	g		160		140		120	mA
ICC5¶	Battery-backup operating current (equivalent refresh time is 64 ms); CBR only	t_{RC} = 125 μs, $t_{RAS} \le 1$ μs, v_{CC} – 0.2 $V \le V_{IH} \le 6.5$ $V_{}$ 0 $V \le V_{IL} \le 0.2$ V, W and \overline{OE} = V_{IH} , Address and data stable			500		500		500	μА
ICC6 ^{†¶}	Self-refresh current	xCAS < 0.2 V, RAS < 0.2 V t _{RAS} and t _{CAS} > 1000 ms	′,		400		400		400	μΑ

[†] Measured with outputs open

capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1~\text{MHz}^\#$ (see Note 3)

	PARAMETER			UNIT
C _{i(A)}	Input capacitance, A0-A8		5	pF
C _{i(OE)}	Input capacitance, OE		7	pF
C _{i(RC)}	Input capacitance, xCAS and RAS		7	pF
C _{i(W)}	Input capacitance, $\overline{\mathbb{W}}$		7	pF
Co	Output capacitance		7	pF

[#] Capacitance measurements are made on a sample basis only.

NOTE 3: $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$, and the bias on pins under test is 0 V.



[‡] Measured with a maximum of one address change while RAS = V_{IL}

[§] Measured with a maximum of one address change while $\overline{xCAS} = V_{IH}$

[¶] For TMS45160P only

TMS45160, TMS45160P 262144-WORD BY 16-BIT HIGH-SPEED DYNAMIC RANDOM-ACCESS MEMORIES

SMHS160D - AUGUST 1992 - REVISED JUNE 1995

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		'45160-60 '45160P-60		'45160-70 '45160P-70		'45160-80 '45160P-80	
		MIN	MAX	MIN	MAX	MIN	MAX	
tCAC	Access time from xCAS low		15		20		20	ns
t _{AA}	Access time from column address		30		35		40	ns
^t RAC	Access time from RAS low		60		70		80	ns
tOEA	Access time from OE low		15		20		20	ns
tCPA	Access time from column precharge		35		40		45	ns
tCLZ	Delay time, xCAS low to output in low impedance	0		0		0		ns
tOFF	Output disable time after xCAS high (see Note 4)	0	15	0	20	0	20	ns
tOEZ	Output disable time after OE high (see Note 4)	0	15	0	20	0	20	ns

NOTE 4: tOFF and tOEZ are specified when the output is no longer driven.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

			'45160-60 '45160P-60		'45160-70 '45160P-70		60-80 60P-80	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tRC	Cycle time, read (see Note 6)	110		130		150		ns
twc	Cycle time, write	110		130		150		ns
tRWC	Cycle time, read-write/read-modify-write	155		185		205		ns
t _{PC}	Cycle time, page-mode read or write (see Note 7)	40		45		50		ns
^t PRWC	Cycle time, page-mode read-modify-write	85		90		105		ns
t _{RASP}	Pulse duration, RAS low, page mode (see Note 8)	60	100 000	70	100 000	80	100 000	ns
t _{RAS}	Pulse duration, RAS low, nonpage mode (see Note 8)	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, xCAS low (see Note 9)	15	10 000	20	10 000	20	10 000	ns
tCP	Pulse duration, xCAS high	10		10		10		ns
t _{RP}	Pulse duration, RAS high (precharge)	40		50		60		ns
twp	Pulse duration, write	15		15		15		ns
tASC	Setup time, column address before xCAS low	0		0		0		ns
t _{ASR}	Setup time, row address before RAS low	0		0		0		ns
t _{DS}	Setup time, data before W low (see Note 10)	0		0		0		ns
tRCS	Setup time, read before xCAS low	0		0		0		ns
tCWL	Setup time, W low before xCAS high	15		20		20		ns
tRWL	Setup time, W low before RAS high	15		20		20		ns
twcs	Setup time, W low before xCAS low (see Note 11)	0		0		0		ns

NOTES: 5. Timing measurements are referenced to V_{IL} max and V_{IH} min.

- 6. All cycle times assume $t_T = 5$ ns.
- 7. To assure tpc min, tasc should be \geq tcp.
- 8. In a read-modify-write cycle, tRWD and tRWL must be observed.
- 9. In a read-modify-write cycle, t_{CWD} and t_{CWL} must be observed.
- 10. Referenced to the later of \overline{xCAS} or \overline{W} in write operations
- 11. Early-write operation only



timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) (see Note 5)


			'45160-60 '45160P-60		'45160 '45160		'45160-80 '45160P-80		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tCAH	Hold time, column address after xCAS low (see Note 10)		10		15		15		ns
t _{DHR}	Hold time, data after RAS low (see Note 12)		30		35		35		ns
^t DH	Hold time, data after xCAS low (see Note 10)		10		15		15		ns
t _{AR}	Hold time, column address after RAS low (see Note 12)		30		35		35		ns
tRAH	Hold time, row address after RAS low		10		10		10		ns
^t RCH	Hold time, read after xCAS high (see Note 13)		0		0		0		ns
^t RRH	Hold time, read after RAS high (see Note 13)		0		0		0		ns
^t WCH	Hold time, write after xCAS low (see Note 13)		10		15		15		ns
twcr	Hold time, write after RAS low (see Note 14)		30		35		35		ns
^t CLCH	Hold time, xCAS low to xCAS high		5		5		5		ns
t _{AWD}	Delay time, column address to \overline{W} low (see Note 15)		55		65		70		ns
^t CHR	Delay time, RAS low to xCAS high (see Note 11)		15		15		20		ns
^t CRP	Delay time, xCAS high to RAS low		0		0		0		ns
^t CSH	Delay time, RAS low to xCAS high		60		70		80		ns
t _{CSR}	Delay time, xCAS low to RAS low (see Note 11)		10		10		10		ns
tCWD	Delay time, \overline{xCAS} low to \overline{W} low (see Note 15)		40		50		50		ns
^t OEH	Hold time, OE command		15		20		20		ns
tOED	Delay time, OE high before data at DQ		15		20		20		ns
tROH	Delay time, OE low to RAS high		10		10		10		ns
tRAD	Delay time, RAS low to column address (see Note 16)		15	30	15	35	15	40	ns
t _{RAL}	Delay time, column address to RAS high		30		35		40		ns
tCAL	Delay time, column address to xCAS high		30		35		40		ns
^t RCD	Delay time, RAS low to xCAS low (see Note 16)		20	45	20	50	20	60	ns
^t RPC	Delay time, RAS high to xCAS low (see Note 11)		0		0		0		ns
^t RSH	Delay time, xCAS low to RAS high		15		20		20		ns
tRWD	Delay time, RAS low to W low (see Note 15)		85		100		110		ns
t _{CPR}	Pulse duration, xCAS precharge before self refresh		0		0		0		ns
t _{RPS}	Pulse duration, RAS precharge after self refresh		110		130		150		ns
tRASS	Pulse duration, self refresh entry from RAS low		100		100		100		μs
tCHS	Hold time, xCAS low after RAS high (for self refresh)		- 50		- 50		- 50		ns
tore	Refresh time interval	'45160		8		8		8	me
tREF	Neiresii uirie liitervai	'45160P		64		64		64	ms
t _T	Transition time		2	50	2	50	2	50	ns

NOTES: 5. Timing measurements are $\underline{\text{refer}} \underline{\text{enced}}$ to V_{IL} max and V_{IH} min.

- 10. Referenced in the later of \overline{xCAS} or \overline{W} in write operations.
- 11. Early-write operation only
- 12. The minimum value is measured when t_{RCD} is set to t_{RCD} min as a reference.
- 13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 14. xCBR refresh only
- 15. Read-modify-write operation only
- 16. Maximum value specified only to assure access time



PARAMETER MEASUREMENT INFORMATION




NOTE A: C_L includes probe and fixture capacitance.

Figure 1. Load Circuits for Timing Parameters



PARAMETER MEASUREMENT INFORMATION




NOTES: A. In order to hold the address latched by the first \overline{xCAS} going low, the parameter t_{CLCH} must be met.

- B. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- C. tCAC is measured from xCAS to its corresponding DQx.
 D. xCAS order is arbitrary.

Figure 2. Read-Cycle Timing

PARAMETER MEASUREMENT INFORMATION




NOTES: A. In order to hold the address latched by the first \overline{xCAS} going low, the parameter t_{CLCH} must be met. B. Later of \overline{xCAS} or \overline{W} in write operations

C. \overline{xCAS} order is arbitrary.

Figure 3. Write-Cycle Timing



PARAMETER MEASUREMENT INFORMATION




NOTES: A. In order to hold the address latched by the first \overline{xCAS} going low, the parameter t_{CLCH} must be met.

B. xCAS order is arbitrary.

Figure 4. Early-Write-Cycle Timing

PARAMETER MEASUREMENT INFORMATION



NOTES: A. In order to hold the address latched by the first \overline{xCAS} going low, the parameter t_{CLCH} must be met.


B. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

C. xCAS order is arbitrary.

Figure 5. Read-Modify-Write-Cycle Timing



PARAMETER MEASUREMENT INFORMATION




NOTES: A. t_{CAC} is measured from \overline{xCAS} to its corresponding DQx.

- B. Access time is tCPA or tAA dependent.
- C. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
- D. xCAS order is arbitrary.
- E. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing

PARAMETER MEASUREMENT INFORMATION




NOTES: A. In order to hold the address latched by the first \overline{xCAS} going low, the parameter t_{CLCH} must be met.

- B. Referenced to xCAS or W, whichever occurs last
- C. \overline{xCAS} order is arbitrary.
- D. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read and read-modify-write timing specifications are not violated.

Figure 7. Enhanced-Page-Mode Write-Cycle Timing




PARAMETER MEASUREMENT INFORMATION



NOTES: A. In order to hold the address latched by the first $\overline{\text{xCAS}}$ going low, the parameter t_{CLCH} must be met.

- B. t_{CAC} is measured from xCAS to its corresponding DQx.
- C. Output can go from the high-impedance state to an invalid data state prior to the specified access time.
- D. xCAS order is arbitrary.
- E. A read or write cycle can be intermixed with read-modify-write cycles as long as the read and write cycle timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing



NOTE A: All \overline{xCAS} must be high.

Figure 9. RAS-Only Refresh Timing



PARAMETER MEASUREMENT INFORMATION




Figure 10. Hidden-Refresh-Cycle Timing

PARAMETER MEASUREMENT INFORMATION tRC tRP tRP tCSR Don't Care Don't Care

NOTE A: Any xCAS can be used.

DQ0-DQ15

Figure 11. Automatic-CBR- Refresh-Cycle Timing

- Hi-Z -

PARAMETER MEASUREMENT INFORMATION





Figure 12. Self-Refresh-Cycle Timing

device symbolization (TMS45160 illustrated)



TMS45160, TMS45160P 262144-WORD BY 16-BIT HIGH-SPEED DYNAMIC RANDOM-ACCESS MEMORIES SMHS160D - AUGUST 1992 - REVISED JUNE 1995



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com microcontroller.ti.com Microcontrollers www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated