







CD54ACT74, CD74ACT74

SCHS321A - DECEMBER 2002 - REVISED JULY 2024

CDx4ACT74 Dual Positive-Edge-Triggered D-type Flip-flops with Clear and Preset

1 Features

- Inputs are TTL-voltage compatible
- Speed of bipolar F, AS, and S, with significantly reduced power consumption
- Balanced propagation delays
- ±24mA output drive current
 - Fanout to 15 F devices
- SCR-latchup-resistant CMOS process and circuit
- Exceeds 2kV ESD protection per MIL-STD-883, method 3015


2 Description

The 'ACT74 dual positive-edge-triggered devices are D-type flip-flops.

Device Information

PART NUMBER	RT NUMBER PACKAGE ⁽¹⁾ PACKAGE SIZE ⁽²⁾		BODY SIZE(3)
	D (SOIC, 14)	8.65mm × 6mm	8.65mm × 3.9mm
CDx4ACT74	N (PDIP, 14)	19.3mm × 9.4mm	19.3mm × 6.35mm
	J (CDIP, 14)	19.56mm x 7.9mm	19.56mm × 6.67mm

- For more information, see Section 10. (1)
- The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



Logic Diagram, Each Flip-flop (Positive Logic)



Table of Contents

1 Features	1	6.2 Functional Block Diagram	9
2 Description	1	6.3 Device Functional Modes	9
3 Pin Configuration and Functions		7 Application and Implementation	10
4 Specifications	4	7.1 Power Supply Recommendations	
4.1 Absolute Maximum Ratings		7.2 Layout	10
4.2 ESD Ratings		8 Device and Documentation Support	11
4.3 Recommended Operating Conditions	4	8.1 Documentation Support (Analog)	
4.4 Thermal Information	4	8.2 Receiving Notification of Documentation Updates	11
4.5 Electrical Characteristics	5	8.3 Support Resources	11
4.6 Timing Requirements	5	8.4 Trademarks	11
4.7 Switching Characteristics	5	8.5 Electrostatic Discharge Caution	11
4.8 Operating Characteristics		8.6 Glossary	
5 Parameter Measurement Information		9 Revision History	
6 Detailed Description	9	10 Mechanical, Packaging, and Orderable	
6.1 Overview	9	Information	11



3 Pin Configuration and Functions




Figure 3-1. D, N, or J Package 14-Pin SOIC, PDIP, or CDIP (Top View)

Table 3-1. Pin Functions

P	IN	TYPE1	DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
1CLR	1	I	Asynchronous clear for channel 1, active low	
1D	2	I	Data for channel 1	
1CLK	3	I	Clock for channel 1, rising edge triggered	
1PRE	4	I	Asynchronous preset for channel 1, active low	
1Q	5	0	Output for channel 1	
1Q	6	0	Inverted output for channel 1	
GND	7	G	Ground	
2Q	8	0	Inverted output for channel 2	
2Q	9	0	Output for channel 2	
2PRE	10	I	Asynchronous preset for channel 2, active low	
2CLK	11	I	Clock for channel 2, rising edge triggered	
2D	12	I	Data for channel 2	
2CLR	13	I	Asynchronous clear for channel 2, active low	
V _{CC}	14	Р	Positive supply	

1. Signal Types: I = Input, O = Output, I/O = Input or Output.



4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range,		-0.5	6	V
I _{IK} (2)	Input clamp current	(V _I < 0 or V _I > V _{CC})		±20	mA
I _{OK} (2)	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±50	mA
Io	Continuous output current	$(V_O = 0 \text{ to } V_{CC})$		±50	mA
	Continuous current through V _{CC} or GND			±100	mA
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

4.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001 ⁽¹⁾	±2000	V

⁽¹⁾ AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		T _A = 2	T _A = 25 °C		-55°C to 125°C		85°C	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
V _{CC}	Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	V
V _{IH}	High-level input voltage	2		2		2		V
V _{IL}	Low-level input voltage		0.8		0.8		0.8	V
VI	Input voltage	0	V _{CC}	0	V _{CC}	0	V _{CC}	V
Vo	Output voltage	0	V _{CC}	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current		-24		-24		-24	mA
I _{OL}	Low-level output current		24		24		24	mA
Δt/Δν	Input transition rise or fall rate		10		10		10	ns/V

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

4.4 Thermal Information

THERMAL METRIC ⁽¹⁾		CD74	ACT74	
		N (PDIP)	D (SOIC)	UNIT
		14 PINS	14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	80	119.9	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

4.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		V _{cc}	T _A = 2	5°C	-55°C to	125°C	-40°C to 85°C		UNIT
PARAMETER	IEST CO	TEST CONDITIONS		MIN	MAX	MIN	MAX	MIN	MAX	UNII
		I _{OH} = -50 μA	4.5 V	4.4		4.4		4.4		
V	\\ -\\ or\\	I _{OH} = -24 mA	4.5 V	3.94		3.7		3.8		V
V _{OH}	$V_I = V_{IH}$ or V_{IL}	$I_{OH} = -50 \text{ mA}^{(1)}$	5.5 V			3.85				V
		$I_{OH} = -75 \text{ mA}^{(1)}$	5.5 V					3.85		
	\\ =\\\ ar\\	I _{OL} = 50 μA	4.5 V		0.1		0.1		0.1	
V		I _{OL} = 24 mA	4.5 V		0.36		0.5		0.44	V
V _{OL}	$V_I = V_{IH}$ or V_{IL}	$I_{OL} = 50 \text{ mA}^{(1)}$	5.5 V				1.65			, v
		$I_{OL} = 75 \text{ mA}^{(1)}$	5.5 V						1.65	
l _l	V _I = V _{CC} or GND		5.5 V		±0.1		±1	-	±1	μA
I _{cc}	$V_I = V_{CC}$ or GND,	I _O = 0	5.5 V		4		80		40	μA
ΔI _{CC} (2)	V _I = V _{CC} - 2.1 V		4.5 V to 5.5 V		2.4		3		2.8	mA
C _i					10		10		10	pF

Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.

Table 4-1. Act Input Load Table

INPUT	UNIT LOAD
Data	0.53
PRE or CLR	0.58
CLK	1

4.6 Timing Requirements

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

			-55°C to 1	25°C	-40°C to	UNIT	
			MIN	MIN MAX MIN		MAX	UNII
f _{clock}	Clock frequency			85		97	MHz
A Duly downfirm	PRE or CLR low	5		4.4			
ι _w	Pulse duration	CLK	5.7		5		ns
4	Cotus time	Data	4		3.5		ns
t _{su}	Setup time	PRE or CLR inactive					ns
t _h	Hold time	Data after CLK↑	0		0		ns
t _{rec}	Recovery time, before CLKT	CL R↑ or PRE↑	2.7		2.4		ns

4.7 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	-55°C to	125°C	-40°C to	UNIT	
	PROM (MPOT)		MIN	MAX	MIN	MAX	ONI
f _{max}			85		97		MHz
t _{PLH}	CLK	Q or $\overline{\mathbb{Q}}$	2.4	9.5	2.5	8.6	no
t _{PHL}	OLK	QUIQ	2.4	9.5	2.5	8.6	ns

⁽²⁾ Additional quiescent supply current per input pin, TTL inputs high, 1 unit load



over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	-55°C to	125°C	-40°C to	85°C	UNIT
PARAMETER	PROWI (INPUT)	10 (001701)	MIN	MAX	MIN	MAX	UNII
t _{PLH}	PRE or CLR	Q or $\overline{\mathbb{Q}}$	2.9	11.5	3	10.5	20
t _{PHL}	PRE OF CER	Q OI Q	3.1	12.5	3.2	11.4	ns

4.8 Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_{A} = 25^{\circ}\text{C}$


PARAMETER	TYP	UNIT
C _{pd} Power dissipation capacitance	55	pF

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



5 Parameter Measurement Information



- A. C_L includes probe and test-fixture capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 3 ns, t_f = 3 ns. Phase relationships between waveforms are arbitrary.
- D. For clock inputs, f_{max} is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. t_{PLH} and t_{PHL} are the same as t_{pd} .
- G. t_{PZL} and t_{PZH} are the same as t_{en} .
- H. t_{PLZ} and t_{PHZ} are the same as t_{dis} .

Figure 5-1. Load Circuit and Voltage Waveforms

TEST	S1
t _{PLH} /t _{PHL}	Open



TEST	S1
t _{PLZ} /t _{PZL}	2 × V _{CC}
t _{PHZ} /t _{PZH}	GND

6 Detailed Description

6.1 Overview

A low level at the preset (\overline{PRE}) or clear (\overline{CLR}) inputs sets or resets the outputs, regardless of the levels of the other inputs. When \overline{PRE} and \overline{CLR} are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

6.2 Functional Block Diagram




Figure 6-1. Logic Diagram, Each Flip-flop (Positive Logic)

6.3 Device Functional Modes

Function Table (Each Flip-Flop)

	INPUTS							
PRE	CLR	CLK	D	Q	Q			
L	Н	Х	Χ	Н	L			
Н	L	Х	Χ	L	Н			
L	L	Х	Χ	H ⁽¹⁾	H ⁽¹⁾			
Н	Н	1	Н	Н	L			
Н	Н	1	L	L	Н			
Н	Н	L	Χ	Q_0	\overline{Q}_0			

(1) This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the Section 4.3. Each V_{CC} terminal should have a bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

7.2 Layout

7.2.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

7.2.2 Layout Example




Figure 7-1. Example layout for the CD74ACT74

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



8 Device and Documentation Support

8.1 Documentation Support (Analog)

8.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
CD54ACT74	Click here	Click here	Click here	Click here	Click here	
CD74ACT74	Click here	Click here	Click here	Click here	Click here	

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (December 2002) to Revision A (July 2024)

Page

- Added Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Device
 Functional Modes, Application and Implementation section, Device and Documentation Support section, and
 Mechanical, Packaging, and Orderable Information section
- Updated RθJA values: D = 86 to 119.9, all values in °C/W......4

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 17-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CD54ACT74F3A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54ACT74F3A
CD54ACT74F3A.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54ACT74F3A
CD74ACT74E	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74ACT74E
CD74ACT74E.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74ACT74E
CD74ACT74M	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-55 to 125	ACT74M
CD74ACT74M96	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT74M
CD74ACT74M96.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT74M
CD74ACT74M96G4	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT74M
CD74ACT74M96G4.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT74M

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54ACT74, CD74ACT74:

Catalog : CD74ACT74

Automotive: CD74ACT74-Q1, CD74ACT74-Q1

Military : CD54ACT74


NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74ACT74M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	CD74ACT74M96	SOIC	D	14	2500	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74ACT74E	N	PDIP	14	25	506	13.97	11230	4.32
CD74ACT74E	N	PDIP	14	25	506	13.97	11230	4.32
CD74ACT74E.A	N	PDIP	14	25	506	13.97	11230	4.32
CD74ACT74E.A	N	PDIP	14	25	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



CERAMIC DUAL IN LINE PACKAGE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE




NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated