Features

256Kx16 bit CMOS Static
Random Access Memory

- Access Times: 20, and 25ns
- Data Retention Function (LPA version)
- TTL Compatible Inputs and Outputs
- Fully Static, No Clocks

44 lead JEDEC Approved Revolutionary Pinout

- Plastic SOJ package No. 339

Single +5V (±10%) Supply Operation

Pin Configurations and Block Diagram



Pin Names

AØ-A17	Address Inputs
E	Chip Enable
W	Write Enable
G	Output Enable
DQ1-DQ16	Common Data Input/Output
LB (DQ1-DQ8)	Lower-Byte Control
UB (DQ9-DQ16)	Upper-Byte Control
VCC	Power (+5V±10%)
VSS	Ground

256Kx16 Static RAM
CMOS, Monolithic

The EDI816256CA is a ruggedized plastic 256Kx16 SRAM that allows the user to capitalize on the cost advantage of using a plastic component while not sacrificing all of the reliability available in a full military device.

The EDI816256CA uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device allows upper and lower byte access by use of the data byte control pins (LB/ UB/).

Extended temperature testing is performed with the test patterns developed for use on EDI's fully compliant 256Kx16 SRAMs. EDI fully characterizes devices to determine the proper test patterns for testing at temperature extremes. This is critical because the operating characteristics of device change when it is operated beyond the commercial temperature range. Using commercial test methods will not guarantee a device that operates reliably in the field at temperature extremes. Users of EDI's ruggedized plastic benefit from EDI's extensive experience in characterizing SRAMs for use in military systems.

EDI ensures Low Power devices will retain data in Data Retention mode by characterizing the devices to determine the appropriate test conditions. This is crucial for systems operating at -40°C or below and using dense memories such as 256Kx16s. EDI's ruggedized plastic SOJ is footprint compatible with EDI's full military ceramic 44 pin SOJ.



Absolute Maximum Ratings*

Voltage on any pin relative to VSS	-0.5V to 7.0V
Operating Temperature TA (Ambient)	
Industrial	-40°C to +85°C
Military	-55°C to +125°C
Storage Temperature	-65°C to +125°C
Power Dissipation	1.7 Watts
Output Current.	20 mA
Junction Temperature, TJ	175°C

*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Capacitance

(f=1.0MHz, VIN=VCC or VSS)

Parameter	Sym	Max	Unit
Address Lines	CI	6	pF
Data Lines	CD/Q	8	pF

These parameters are sampled, not 100% tested.

Recommended DC Operating Conditions

Parameter	Sym	Min	Typ	Max	Units
Supply Voltage	VCC	4.5	5.0	5.5	V
Supply Voltage	VSS	0	0	0	V
Input High Voltage	VIH	2.2	--	VCC+0.5	V
Input Low Voltage	VIL	-0.3	--	0.8	V

AC Test Conditions

Input Pulse Levels	VSS to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load	Figure 1

(note: For TEHQZ,TGHQZ and TWLQZ, CL = 5pF)

Figure 1



Figure 2



DC Electrical Characteristics

Parameter	Sym	Conditions		Min	Max	Units
Operating Power Supply Current	ICC1	$\overline{W}$, $\overline{E}$ = VIL, II/O = 0mA, Min Cycle		-	300	mA
Standby (TTL) Power Supply Current	ICC2	$\overline{E}$ ≥ VIH, VIN ≤ VIL VIN ≥ VIH		-	60	mA
Full Standby Power Supply Current	ICC3	$\overline{E}$ ≥ VCC-0.2V	CA	--	25	mA
		VIN ≥ VCC-0.2V or VIN ≤ 0.2V	LPA	--	10	mA
Input Leakage Current	ILI	VIN = 0V to VCC		-10	10	µA
Output Leakage Current	ILO	V I/O = 0V to VCC		-10	10	µA
Output High Voltage	VOH	IOH =-4mA		2.4	--	V
Output Low Voltage	VOL	IOL = 8mA		--	0.4	V

Truth Table

$\overline{E}$	$\overline{W}$	$\overline{G}$	$\overline{LB}$	$\overline{UB}$	Mode	I/O Pin		Supply Current
						DQ1-DQ8	DQ9-DQ16	
H	X	X	X	X	Not Select	High Z	High Z	ICC2, ICC3
L	H	H	X	X	Output Disable			
L	X	X	H	H				
L	H	L	L	H	Read	Dout	High Z	ICC1
			H	L		High Z	Dout	
			L	L		Dout	Dout	
L	L	X	L	H	Write	Din	High Z	ICC1
			H	L		High Z	Din	
			L	L		Din	Din	

AC Characteristics Read Cycle

	Symbol		20ns		25ns		
Parameter	**JEDEC**	**Alt.**	**Min**	**Max**	**Min**	**Max**	**Units**
Read Cycle Time	TAVAV	TR	20		25		ns
Address Access Time	TAVQV	TAA		20		25	ns
Chip Enable Access Time	TELQV	TACS		20		25	ns
Chip Enable to Output in Low Z (1)	TELQX	TCLZ	5		5		ns
Chip Disable to Output in High Z (1)	TEHQZ	TCHZ	0	7	0	8	ns
Output Hold from Address Change	TAVQX	TOH	4		5		ns
Output Enable to Output Valid	TGLQV	TOE		10		12	ns
Output Enable to Output in Low Z (1)	TGLQX	TLOZ	0		0		ns
Output Disable to Output in High Z(1)	TGHQZ	TOHZ	0	7	0	8	ns
$\overline{LB}$, $\overline{UB}$ Access Time	TUBLQV TLBLQV	TBA		10		12	ns
$\overline{LB}$, $\overline{UB}$ Enable to Low Z Output	TUBLQX TLBLQX	TBLZ	0		0		ns
$\overline{LB}$, $\overline{UB}$ disable to High Z Output	TLBHQZ TUBHQZ	TBHZ	0	7	0	8	ns

Note 1: Parameter guaranteed, but not tested.

Read Cycle 1 - $\overline{W}$ High, $\overline{G}$, $\overline{E}$ Low



Read Cycle 2 - $\overline{W}$ High



AC Characteristics Write Cycle

	Symbol		20ns		25ns		
Parameter	JEDEC	Alt.	Min	Max	Min	Max	Units
Write Cycle Time	TAVAV	TWC	20		25		ns
Chip Enable to End of Write	TELWH	TCW	15		17		ns
	TELEH	TCW	15		17		
Address Setup Time	TAVWL	TAS	0		0		ns
	TAVEL	TAS	0		0		ns
	TAVUBL	TAS	0		0		ns
Address Valid to End of Write	TAVWH	TAW	15		17		ns
	TAVEH	TAW	15		17		ns
	TAVUBH	TAW	15		17		ns
Write Pulse Width	TWLWH	TWP	15		17		ns
	TWLEH	TWP	15		17		ns
Write Recovery Time	TWHAX	TWR	0		0		ns
	TEHAX	TWR	0		0		ns
Data Hold Time (1)	TWHDX	TDH	0		0		ns
	TEHDX	TDH	0		0		ns
Write to Output in High Z (1)	TWLQZ	TWHZ	0	8	0	8	ns
Data to Write Time	TDVWH	TDW	10		12		ns
	TDVEH	TDW	10		12		ns
Output Active from End of Write (1)	TWHQX	TWLZ	0		12		ns
LB,UB Valid to End of Write	TLBLLBH	TBW	16		18		ns
	TUBLUBH						

Write Cycle 1 - $\overline{W}$ Controlled



Write Cycle 2 - $\overline{E}$ Controlled



Write Cycle 3 - LB,UB Controlled



Data Retention Characteristics

EDI816256LPA Only

(TA = -55°C to +125°C)

Characteristic	Sym	Test Conditions	VDD	Min	Typ	Max	Unit
Data Retention Voltage	VDD			2	--	--	V
Data Retention Quiescent Current	ICCDR	$\overline{E} \geq$ VDD -0.2V	2V	--	1	2	mA
Chip Disable to Data Retention Time(1)	TCDR	VIN $\geq$ VDD -0.2V		0	--	--	ns
Operation Recovery Time (1)	TR	or VIN $\leq$ 0.2V		TAVAV*		--	ns

Note 1: Parameter guaranteed, but not tested.

*Read Cycle Time

Data Retention $\overline{E}$ Controlled



Ordering Information

Part No. Standard Power	Speed ns	Package No.
Industrial		
EDI816256CA20M44I	20	339
EDI816256CA25M44I	25	339
Military		
EDI816256CA20M44M	20	339
EDI816256CA25M44M	25	339

Low Power with Data Retention	Speed ns	Package No.
Industrial		
EDI816256LPA20M44I	20	339
EDI816256LPA25M44I	25	339
Military		
EDI816256LPA20M44M	20	339
EDI816256LPA25M44M	25	339

Package Description

Package No. 339
44 Lead
SOJ Package



Electronic Designs Incorporated
• One Research Drive • Westborough, MA 01581USA • 508-366-5151 • FAX 508-836-4850 •
Electronic Designs Europe Ltd. • Shelley House, The Avenue • Lightwater, Surrey GU18 5RF
United Kingdom • 01276 472637 • FAX: 01276 473748