



**CYPRESS**
**PRELIMINARY**
**CY7C09159V**  
**CY7C09169V**

## 3.3V 8K/16K x 9 Synchronous Dual Port Static RAM

### Features

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- 2 Flow-Through/Pipelined devices
  - 8K x 9 organization (CY7C09159V)
  - 16K x 9 organization (CY7C09169V)
- 3 Modes
  - Flow-Through
  - Pipelined
  - Burst
- Pipelined output mode on both ports allows fast 67-MHz operation
- 0.35-micron CMOS for optimum speed/power
- High-speed clock to data access 7.5/12 ns (max.)
- 3.3V Low operating power
  - Active= 135 mA (typical)
  - Standby= 10  $\mu$ A (typical)
- Fully synchronous interface for easier operation
- Burst counters increment addresses internally
  - Shorten cycle times
  - Minimize bus noise
  - Supported in Flow-Through and Pipelined modes
- Dual Chip Enables for easy depth expansion
- Automatic power-down
- Commercial and industrial temperature ranges
- Available in 100-pin TQFP

### Logic Block Diagram



#### Note:

1.  $A_0$ - $A_{12}$  for 8K;  $A_0$ - $A_{13}$  for 16K.

For the most recent information, visit the Cypress web site at [www.cypress.com](http://www.cypress.com)

## Functional Description

The CY7C09159V and CY7C09169V are high speed synchronous CMOS 8K and 16K x 9 dual-port static RAMs. Two ports are provided, permitting independent, simultaneous access for reads and writes to any location in memory.<sup>[2]</sup> Registers on control, address, and data lines allow for minimal set-up and hold times. In pipelined output mode, data is registered for decreased cycle time. Clock to data valid  $t_{CD2} = 7.5$  ns (pipelined). Flow-through mode can also be used to bypass the pipelined output register to eliminate access latency. In flow-through mode data will be available  $t_{CD1} = 18$  ns after the address is clocked into the device. Pipelined output or flow-through mode is selected via the FT/Pipe pin.

Each port contains a burst counter on the input address register. The internal write pulse width is independent of the LOW-to-HIGH transition of the clock signal. The internal write pulse is self-timed to allow the shortest possible cycle times.

A HIGH on  $\overline{CE}_0$  or LOW on  $CE_1$  for one clock cycle will power down the internal circuitry to reduce the static power consumption. The use of multiple Chip Enables allows easier banking of multiple chips for depth expansion configurations. In the pipelined mode, one cycle is required with  $\overline{CE}_0$  LOW and  $CE_1$  HIGH to reactivate the outputs.


Counter enable inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast interleaved memory applications. A port's burst counter is loaded with the port's address strobe (ADS). When the port's count enable ( $\overline{CNTEN}$ ) is asserted, the address counter will increment on each LOW-to-HIGH transition of that port's clock signal. This will read/write one word from/into each successive address location until  $\overline{CNTEN}$  is deasserted. The counter can address the entire memory array and will loop back to the start. Counter reset ( $\overline{CNTRST}$ ) is used to reset the burst counter.

All parts are available in 100-pin Thin Quad Plastic Flatpack (TQFP) packages.

### Note:

2. When simultaneously writing to the same location, final value cannot be guaranteed.

## Pin Configurations



**Note:**

3. This pin is NC for CY7C09159V.

## Selection Guide

	<b>CY7C09159V CY7C09169V -7</b>	<b>CY7C09159V CY7C09169V -12</b>
$f_{MAX2}$ (MHz) (Pipelined)	83	50
Max Access Time (ns) (Clock to data, Pipelined)	7.5	12
Typical Operating Current $I_{CC}$ (mA)	155	115
Typical Standby Current for $I_{SB1}$ (mA) (Both ports TTL Level)	25	20
Typical Standby Current for $I_{SB3}$ ( $\mu$ A) (Both ports CMOS level)	10 $\mu$ A	10 $\mu$ A

## Pin Definitions

Left Port	Right Port	Description
A <sub>0L</sub> –A <sub>13L</sub>	A <sub>0R</sub> –A <sub>13R</sub>	Address Inputs. (A <sub>0</sub> –A <sub>12</sub> for 8K; A <sub>0</sub> –A <sub>13</sub> for 16K devices)
ADS <sub>L</sub>	ADS <sub>R</sub>	Address Strobe Input. Used as an address qualifier. This signal should be asserted LOW during normal read or write transactions. Asserting this signal LOW also loads the burst address counter with data present on the I/O pins.
CE <sub>0L</sub> , CE <sub>1L</sub>	CE <sub>0R</sub> , CE <sub>1R</sub>	Chip Enable Input. To select either the left or right port, both CE <sub>0</sub> AND CE <sub>1</sub> must be asserted to their active states (CE <sub>0</sub> ≤ V <sub>IL</sub> and CE <sub>1</sub> ≥ V <sub>IH</sub> ).
CLK <sub>L</sub>	CLK <sub>R</sub>	Clock Signal. This input can be free running or strobed. Maximum clock input rate is f <sub>MAX</sub> .
CNTEN <sub>L</sub>	CNTEN <sub>R</sub>	Counter Enable Input. Asserting this signal LOW increments the burst address counter of its respective port on each rising edge of CLK. CNTEN is disabled if ADS or CNTRST are asserted LOW.
CNTRST <sub>L</sub>	CNTRST <sub>R</sub>	Counter Reset Input. Asserting this signal LOW resets the burst address counter of its respective port to zero. CNTRST is not disabled by asserting ADS or CNTEN.
I/O <sub>0L</sub> –I/O <sub>8L</sub>	I/O <sub>0R</sub> –I/O <sub>8R</sub>	Data Bus Input/Output (I/O <sub>0</sub> –I/O <sub>7</sub> for x8 devices; I/O <sub>0</sub> –I/O <sub>8</sub> for x9 devices).
OE <sub>L</sub>	OE <sub>R</sub>	Output Enable Input. This signal must be asserted LOW to enable the I/O data pins during read operations.
R/W <sub>L</sub>	R/W <sub>R</sub>	Read/Write Enable Input. This signal is asserted LOW to write to the dual port memory array. For read operations, assert this pin HIGH.
FT/PIPE <sub>L</sub>	FT/PIPE <sub>R</sub>	Flow-Through/Pipelined Select Input. For flow-through mode operation, assert this pin LOW. For pipelined mode operation, assert this pin HIGH.
GND		Ground Input.
NC		No Connect.
V <sub>CC</sub>		Power Input.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... –65°C to +150°C

Ambient Temperature with Power Applied ..–55°C to +125°C

Supply Voltage to Ground Potential ..... –0.5V to +4.6V

DC Voltage Applied to

Outputs in High Z State .....–0.5V to V<sub>CC</sub>+0.5V

DC Input Voltage.....–0.5V to V<sub>CC</sub>+0.5V

Output Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage ..... >2001V

Latch-Up Current..... >200 mA

## Operating Range





Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	3.3V ± 300 mV
Industrial	–40°C to +85°C	3.3V ± 300 mV

**Electrical Characteristics** Over the Operating Range

Symbol	Parameter		CY7C09159V CY7C09169V						Units
			-7			-12			
			Min	Typ	Max	Min	Typ	Max	
V <sub>OH</sub>	Output HIGH Voltage (V <sub>CC</sub> =Min, I <sub>OH</sub> = −4.0 mA)		2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage (V <sub>CC</sub> =Min, I <sub>OH</sub> = +4.0 mA)				0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2			2.2			V
V <sub>IL</sub>	Input LOW Voltage				0.8			0.8	V
I <sub>OZ</sub>	Output Leakage Current		−10		10	−10		10	μA
I <sub>CC</sub>	Operating Current (V <sub>CC</sub> =Max, I <sub>OUT</sub> =0 mA) Outputs Disabled	Com'l.		155	275		115	180	mA
		Indust.					155	250	mA
I <sub>SB1</sub>	Standby Current (Both Ports TTL Level) <sup>[4]</sup> CE <sub>L</sub> & CE <sub>R</sub> ≥ V <sub>IH</sub> , f=f <sub>MAX</sub>	Com'l.		25	85		20	70	mA
	Indust.			30	80		mA		
I <sub>SB2</sub>	Standby Current (One Port TTL Level) <sup>[4]</sup> CE <sub>L</sub>   CE <sub>R</sub> ≥ V <sub>IH</sub> , f=f <sub>MAX</sub>	Com'l.		105	165		85	140	mA
	Indust.			95	150		mA		
I <sub>SB3</sub>	Standby Current (Both Ports CMOS Lev- el) <sup>[4]</sup> CE <sub>L</sub> & CE <sub>R</sub> ≥ V <sub>CC</sub> − 0.2V, f=0	Com'l.		10 μA	50 μA		10 μA	50 μA	μA
	Indust.			10 μA	50 μA		μA		
I <sub>SB4</sub>	Standby Current (One Port CMOS Level) <sup>[4]</sup> CE <sub>L</sub>   CE <sub>R</sub> ≥ V <sub>IH</sub> , f=f <sub>MAX</sub>	Com'l.		95	125		75	100	mA
	Indust.			85	110		mA		

**Capacitance**

Parameter	Description	Test Conditions	Max.	Unit
$C_{IN}$	Input Capacitance	$T_A = 25^\circ\text{C}$ , $f = 1 \text{ MHz}$ , $V_{CC} = 3.3\text{V}$	10	pF
$C_{OUT}$	Output Capacitance		10	pF



**AC Test Loads**

**(a) Normal Load (Load 1)**

**(b) Thévenin Equivalent (Load 1)**

**(c) Three-State Delay (Load 2)**  
 (Used for  $t_{CKLZ}$ ,  $t_{OLZ}$ , &  $t_{OHZ}$  including scope and jig)

**Note:**

4.  $\overline{CE}_L$  and  $\overline{CE}_R$  are internal signals. To select either the left or right port, both  $\overline{CE}_0$  AND  $CE_1$  must be asserted to their active states ( $\overline{CE}_0 \leq V_{IL}$  and  $CE_1 \geq V_{IH}$ ).



**Switching Characteristics** Over the Operating Range

Symbol	Parameter	CY7C09159V CY7C09169V				Units
		-7		-12		
		Min	Max	Min	Max	
f <sub>MAX1</sub>	f <sub>Max</sub> Flow-Through		45		33	MHz
f <sub>MAX2</sub>	f <sub>Max</sub> Pipelined		83		50	MHz
t <sub>CYC1</sub>	Clock Cycle Time - Flow-Through	22		30		ns
t <sub>CYC2</sub>	Clock Cycle Time - Pipelined	12		20		ns
t <sub>CH1</sub>	Clock HIGH Time - Flow-Through	7.5		12		ns
t <sub>CL1</sub>	Clock LOW Time - Flow-Through	7.5		12		ns
t <sub>CH2</sub>	Clock HIGH Time - Pipelined	5		8		ns
t <sub>CL2</sub>	Clock LOW Time - Pipelined	5		8		ns
t <sub>R</sub>	Clock Rise Time		3		3	ns
t <sub>F</sub>	Clock Fall Time		3		3	ns
t <sub>SA</sub>	Address Set-up Time	4		4		ns
t <sub>HA</sub>	Address Hold Time	0		1		ns
t <sub>SC</sub>	Chip Enable Set-up Time	4		4		ns
t <sub>HC</sub>	Chip Enable Hold Time	0		1		ns
t <sub>SW</sub>	R/ <i>W</i> Setup Time	4		4		ns
t <sub>HW</sub>	R/ <i>W</i> Hold Time	0		1		ns
t <sub>SD</sub>	Input Data Set-up Time	4		4		ns
t <sub>HD</sub>	Input Data Hold Time	0		1		ns
t <sub>SAD</sub>	<i>ADS</i> Set-up Time	4		4		ns
t <sub>HAD</sub>	<i>ADS</i> Hold Time	0		1		ns
t <sub>SCN</sub>	<i>CNTEN</i> Set-up Time	4		4		ns
t <sub>HCN</sub>	<i>CNTEN</i> Hold Time	0		1		ns
t <sub>SRST</sub>	<i>CNTRST</i> Set-up Time	4		4		ns
t <sub>HRST</sub>	<i>CNTRST</i> Hold Time	0		1		ns
t <sub>OE</sub>	Output Enable to Data Valid		9		12	ns
t <sub>OLZ</sub>	<i>OE</i> to Low Z	2		2		ns
t <sub>OHZ</sub>	<i>OE</i> to High Z	1	7	1	7	ns
t <sub>CD1</sub>	Clock to Data Valid - Flow-Through		18		25	ns
t <sub>CD2</sub>	Clock to Data Valid - Pipelined		7.5		12	ns
t <sub>DC</sub>	Data Output Hold After Clock HIGH	2		2		ns
t <sub>CKHZ</sub>	Clock HIGH to Output High Z	2	9	2	9	ns
t <sub>CKLZ</sub>	Clock HIGH to Output Low Z	2		2		ns
Port to Port Delays						
t <sub>CWDD</sub>	Write Port Clock High to Read Data Delay		35		40	ns
t <sub>CCS</sub>	Clock to Clock Set-up Time		10		15	ns







**Switching Waveforms (continued)**
**Bank Select Pipelined Read<sup>[9,10]</sup>**

**Left Port Write to Flow-Through Right Port Read<sup>[11,12,13,14]</sup>**

**Notes:**

9. In this depth expansion example, B1 represents Bank #1 and B2 is Bank #2; Each Bank consists of one Cypress dual-port device from this datasheet. ADDRESS<sub>(B1)</sub> = ADDRESS<sub>(B2)</sub>.
10. OE and ADS = V<sub>IL</sub>; CE<sub>1(B1)</sub>, CE<sub>1(B2)</sub>, R/W, CNTEN, and CNTRST = V<sub>IH</sub>.
11. The same waveforms apply for a right port write to flow-through left port read.
12. CE<sub>0</sub> and ADS = V<sub>IL</sub>; CE<sub>1</sub>, CNTEN, and CNTRST = V<sub>IH</sub>.
13. OE = V<sub>IL</sub> for the Right Port, which is being read from. OE = V<sub>IH</sub> for the Left Port, which is being written to.
14. If t<sub>CCS</sub> ≤ maximum specified, then data from right port READ is not valid until the maximum specified for t<sub>CWDD</sub>. If t<sub>CCS</sub> > maximum specified, then data is not valid until t<sub>CCS</sub> + t<sub>CD1</sub>. t<sub>CWDD</sub> does not apply in this case.


**Switching Waveforms (continued)**
**Pipelined Read-to-Write-to-Read ( $\overline{OE} = V_{IL}$ )** [8,15,16,17]

**Pipelined Read-to-Write-to-Read ( $\overline{OE}$  Controlled)** [8,15,16,17]

**Notes:**

15. Output state (High, Low, or High-Impedance) is determined by the previous cycle control signals.
16.  $\overline{CE}_0$  and  $ADS = V_{IL}$ ;  $CE_1$ ,  $CNTEN$ , and  $CNTRST = V_{IH}$ .
17. During "No operation", data in memory at the selected address may be corrupted and should be re-written to ensure data integrity.

**Switching Waveforms (continued)**
**Flow-Through Read-to-Write-to-Read ( $\overline{OE} = V_{IL}$ ) [6,8,15,16,17]**

**Flow-Through Read-to-Write-to-Read ( $\overline{OE}$  Controlled) [6,8,15,16,17]**



**Switching Waveforms (continued)**
**Pipelined Read with Address Counter Advance<sup>[18]</sup>**

**Flow-Through Read with Address Counter Advance<sup>[18]</sup>**

**Note:**

18.  $\overline{CE}_0$  and  $\overline{OE} = V_{IL}$ ;  $CE_1$ ,  $R/\overline{W}$  and  $\overline{CNTRST} = V_{IH}$ .

**Switching Waveforms (continued)**
**Write with Address Counter Advance (Flow-Through or Pipelined Outputs)<sup>[19,20]</sup>**

**Notes:**

19.  $\overline{CE}_0$  and  $R/\overline{W} = V_{IL}$ ;  $CE_1$  and  $\overline{CNTRST} = V_{IH}$ .





20. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = V_{IL}$  and equals the counter output when  $\overline{ADS} = V_{IH}$ .

**Switching Waveforms (continued)**
**Counter Reset (Pipelined Outputs)**<sup>[8,15,21,22]</sup>

**Notes:**





21.  $CE_0 = V_{IL}$ ;  $CE_1 = V_{IH}$ .

22. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset.

**Read/Write and Enable Operation**<sup>[23,24,25]</sup>

Inputs					Outputs	Operation
$\overline{OE}$	CLK	$\overline{CE}_0$	$CE_1$	R/ $\overline{W}$	I/O <sub>0</sub> –I/O <sub>9</sub>	
X		H	X	X	High-Z	Deselected <sup>[26]</sup>
X		X	L	X	High-Z	Deselected <sup>[26]</sup>
X		L	H	L	D <sub>IN</sub>	Write
L		L	H	H	D <sub>OUT</sub>	Read <sup>[26]</sup>
H	X	L	H	X	High-Z	Outputs Disabled

**Address Counter Control Operation**<sup>[23,27,28,29]</sup>

Address	Previous Address	CLK	$\overline{ADS}$	$\overline{CNTEN}$	$\overline{CNTRST}$	I/O	Mode	Operation
X	X		X	X	L	D <sub>out(0)</sub>	Reset	Counter Reset to Address 0
A <sub>n</sub>	X		L	X	H	D <sub>out(n)</sub>	Load	Address Load into Counter
X	A <sub>n</sub>		H	H	H	D <sub>out(n)</sub>	Hold	External Address Blocked—Counter Disabled
X	A <sub>n</sub>		H	L	H	D <sub>out(n+1)</sub>	Increment	Counter Enabled—Internal Address Generation

**Notes:**

23. "X" = Don't Care, "H" = V<sub>IH</sub>, "L" = V<sub>IL</sub>.
24.  $\overline{ADS}$ ,  $\overline{CNTEN}$ ,  $\overline{CNTRST}$  = Don't Care.
25.  $\overline{OE}$  is an asynchronous input signal.
26. When  $\overline{CE}$  changes state in the pipelined mode, deselection and read happen in the following clock cycle.
27.  $\overline{CE}_0$  and  $\overline{OE}$  = V<sub>IL</sub>;  $CE_1$  and R/ $\overline{W}$  = V<sub>IH</sub>.
28. Data shown for Flow-through mode; pipelined mode output will be delayed by one cycle.
29. Counter operation is independent of  $\overline{CE}_0$  and  $CE_1$ .

