
### 74AC11160 SYNCHRONOUS 4-BIT DECADE COUNTER

SCAS380 - D3199, AUGUST 1988 - REVISE<u>D APRIL 1993</u>

- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Fully Synchronous Operation for Counting
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Pin Configurations Minimize High-Speed Switching Noise
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs



### description

This synchronous, presettable 4-bit decade counter features an internal carry look-ahead circuitry for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters; however, counting spikes may occur on the ripple carry out output (RCO). A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

This counter is fully programmable in that they may be preset to any number between 0 and 9. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs. The clear function for the 74AC11160 is synchronous and a low level at the clear input sets all four of the flip-flops outputs low, regardless of the levels of the clock, load, or enable inputs.

If one of these decade counters is preset to a number between 10 and 15 or assumes such an invalid state when power is applied, it will progress to the normal sequence within two counts as shown in the state diagram.


The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (ENP and ENT) must be high to count, and ENT is fed forward to enable the ripple carry output (RCO). RCO thus enabled will produce a high-level pulse while the count is 9 (HLLH). This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. Transitions at the ENP or ENT are allowed regardless of the level of the clock input.

This counter features a fully independent clock circuit. Changes at control inputs (ENP, ENT, or  $\overline{\text{LOAD}}$ ) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the setup and hold times.


The 74AC11160 is characterized for operation from −40°C to 85°C.

ation date. nstruments arily include TEXAS INSTRUMENTS

### state diagram




## logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)†




SCAS380 -D3199, AUGUST 1988 - REVISED APRIL 1993

### output sequence

Illustrated below is the following sequence:

- 1. Clear outputs to zero (54AC11160 and 74AC11160 are synchronous)
- 2. Preset to BCD seven
- 3. Count to eight, nine, zero, one, two, and three
- 4. Inhibit.





SCAS380 - D3199, AUGUST 1988 - REVISED APRIL 1993

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through V <sub>CC</sub> or GND pins	±125 mA
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		3	5	5.5	V
		V <sub>CC</sub> = 3 V	2.1			
۷ıн	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			V
VIH VIL VI VO IOH  LOL  Δt/Δv		V <sub>CC</sub> = 5.5 V	3.85			
		$V_{CC} = 3 V$			0.9	
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35	V
		V <sub>CC</sub> = 5.5 V	1.65			
٧ <sub>I</sub>	Input voltage		0		Vcc	V
٧o	Output voltage		0		VCC	V
		V <sub>CC</sub> = 3 V			-4	
IOH	High-level output current	$V_{CC} = 4.5 \text{ V}$			-24	mA
		V <sub>CC</sub> = 5.5 V			-24	
		V <sub>CC</sub> = 3 V			12	
lOL	Low-level output current	$V_{CC} = 4.5 \text{ V}$			24	mA
		V <sub>CC</sub> = 5.5 V			24	
Δt/Δν	Input transition rise or fall rate		0		10	ns/V
TA	Operating free-air temperature		-40		85	°C

NOTE 2: Unused or floating inputs must be held high or low.



NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

SCAS380 -D3199, AUGUST 1988 - REVISED APRIL 1993

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TA =	TA = 25°C	MIN	MAX	LIMIT		
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	IVIIIV	IVIAA	UNIT
		3 V	2.9			2.9		
	$I_{OH} = -50 \mu\text{A}$	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		V
Voн	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
		4.5 V	3.94			3.8		
	$I_{OL} = -24 \text{ mA}$	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
		3 V			0.1		0.1	
	$I_{OL} = 50 \mu\text{A}$	4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
VOL	I <sub>OL</sub> = 12 mA	3 V			0.36		0.44	V
	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.44	
		5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
ΙΙ	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		3.5				pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

## timing requirements, $V_{\mbox{\footnotesize{CC}}}$ = 3.3 V $\pm$ 0.3 V (see Figure 1)

			T <sub>A</sub> =	T <sub>A</sub> = 25°C		MAN	LINUT
			MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency		0	66	0	66	MHz
	t <sub>w</sub> Pulse duration	CLK low or high	7.5		7.5		no
t <sub>W</sub>	ruise duration	CLR low	6	6		ns	
		A, B, C, D	6.5		6.5		
l	Catua tima hatara CLIV	LOAD	6.5		6.5		
t <sub>su</sub>	Setup time before CLK↑	ENT, ENP	6		6		ns
		CLR inactive	6		6		
th	Hold time after CLK↑		1		1		ns

## timing requirements, $V_{\mbox{\footnotesize{CC}}}$ = 5 V $\pm$ 0.5 V (see Figure 1)

			T <sub>A</sub> = 25°C		MIN MAX		UNIT
			MIN	MAX	IVIIIN	WAX	UNIT
fclock	Clock frequency		0	110	0	110	MHz
	t <sub>w</sub> Pulse duration	CLK low or high	4.5		4.5		ns
t <sub>W</sub>	ruise duration	CLR low	4.5		4.5		115
		A, B, C, D	3.5		3.5		ns
١.	Setup time before CLK↑	LOAD	6.5		6.5		115
t <sub>su</sub>	Setup time before CERT	ENT, ENP	4.5		4.5		no
		CLR inactive	6		6		ns
th	Hold time after CLK↑		1		1		ns



SCAS380 - D3199, AUGUST 1988 - REVISED APRIL 1993

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	ТО	Т,	4 = 25°C	;	MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	IVIAA	ONIT
f <sub>max</sub>			66			66		MHz
<sup>t</sup> PLH	CLK	RCO	1.5	11.2	13.6	1.5	15.2	ns
t <sub>PHL</sub>	CLK	KCO	1.5	12.2	15.1	1.5	17.2	115
t <sub>PLH</sub>	CLK ( <del>LOAD</del> high)	Any Q	1.5	9	11.2	1.5	12.5	ns
<sup>t</sup> PHL		Ally Q	1.5	10.6	13.4	1.5	15.1	115
t <sub>PLH</sub>	CLIK (I CAD Issue)	Any Q	1.5	8.6	10.8	1.5	12.1	ns
t <sub>PHL</sub>	CLK (LOAD low)	Ally Q	1.5	10.1	12.8	1.5	14.4	115
t <sub>PLH</sub>	ENT	RCO	1.5	6	7.6	1.5	8.3	ns
t <sub>PHL</sub>		RCO	1.5	6.8	8.9	1.5	9.9	115
t <sub>PLH</sub>	CLR	Any Q	1.5	12	15.2	1.5	17.3	ns
<sup>t</sup> PHL	CLR	RCO	1.5	14.1	17.3	1.5	19.7	115


# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	4 = 25°C	;	MIN	MAX	UNIT
PARAWETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIN	WAX	UNIT
f <sub>max</sub>			110			110		MHz
<sup>t</sup> PLH	CLK	RCO	1.5	7.8	9.5	1.5	10.7	ns
<sup>t</sup> PHL		NCO NCO	1.5	8.5	10.6	1.5	12.1	115
t <sub>PLH</sub>	CLK ( <del>LOAD</del> high)	Any Q	1.5	6.3	8	1.5	8.9	ns
<sup>t</sup> PHL		Ally Q	1.5	7.4	9.8	1.5	11.2	115
<sup>t</sup> PLH	CLK ( <del>LOAD</del> low)	Any Q	1.5	6	7.5	1.5	8.4	ns
<sup>t</sup> PHL	CLK (LOAD low)	Ally Q	1.5	7.1	9.4	1.5	10.7	115
<sup>t</sup> PLH	ENT	RCO	1.5	4.2	5.5	1.5	6	ns
<sup>t</sup> PHL	CIVI	NCO NCO	1.5	5	6.7	1.5	7.5	115
<sup>t</sup> PLH	CLD	Any Q	1.5	8.2	10.7	1.5	12.1	ns
<sup>t</sup> PHL	CLR	RCO	1.5	9.9	12.2	1.5	13.8	115

## operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	$C_L = 50 \text{ pF},  f = 1 \text{ MHz}$	48	pF

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics:  $PRR \le 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_f = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ . For testing  $f_{\text{max}}$  and pulse duration:  $t_f = 1 \text{ to } 3 \text{ ns}$ ,  $t_f = 1 \text{ to } 3 \text{ ns}$ .
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated