

ISO723xx High-Speed, Triple-Channel Digital Isolators

1 Features

- 25 and 150Mbps signaling rate options
 - Low channel-to-channel output skew; 1ns maximum
 - Low pulse-width distortion (PWD); 2ns maximum
 - Low jitter content; 1ns typical at 150Mbps
- Typical 25-Year Life at Rated Working Voltage (see Isolation Lifetime Projection)
- 4kV ESD protection
- Operate with 3.3V or 5V supplies
- 3.3V and 5V level translation
- High electromagnetic immunity (see application note ISO72x Digital Isolator Magnetic-Field Immunity)
- –40°C to 125°C operating range
- Safety Related Certifications:
 - DIN EN IEC 60747-17 (VDE 0884-17)
 - UL 1577 component recognition program
 - IEC 61010-1, IEC 62368-1 certifications

2 Applications

- **Factory Automation**
 - Modbus
 - Profibus™
 - DeviceNet[™] Data Buses
- Computer Peripheral Interface
- Servo Control Interface
- **Data Acquisition**


3 Description

The ISO7230 and ISO7231 are triple-channel digital isolators each with multiple channel configurations and output enable functions. These devices have logic input and output buffers separated by TI's silicon dioxide (SiO₂) isolation barrier. Used in conjunction with isolated power supplies, these devices block high voltage, isolate grounds, and prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry.

Package Information

PART NUMBER	PACKAGE (1)		PACKAGE SIZE ⁽²⁾
ISO7230C ISO7231C ISO7231M	DW (SOIC, 16)	10.30mm × 7.50mm	10.30mm × 10.30mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



- A. V_{CCI} and GNDI are supply and ground connections respectively for the input channels.
- B. V_{CCO} and GNDO are supply and ground connections respectively for the output channels.

Simplified Schematic



Table of Contents

2	Features Applications Description Device Comparison Table	. 1 . 1
	Pin Configuration and Functions	
	Specifications	
	6.1 Absolute Maximum Ratings	
	6.2 ESD Ratings	4
	6.3 Thermal Information	.4
	6.4 Recommended Operating Conditions	.4
	6.5 Power Ratings	
	6.6 Insulation Specifications	
	6.7 Safety-Related Certifications	
	6.8 Safety Limiting Values	
	6.9 Electrical Characteristics: V_{CC1} and V_{CC2} at 3.3 V	
	6.10 Electrical Characteristics: V_{CC1} and V_{CC2} at 5-V	7
	6.11 Electrical Characteristics: V _{CC1} at 3.3-V, V _{CC2}	
	at 5-V	.7
	6.12 Electrical Characteristics: V _{CC1} at 5-V, V _{CC2} at 3.3-V	.8
	6.13 Switching Characteristics: V _{CC1} and V _{CC2} at	
	3.3-V	
	6.14 Switching Characteristics: V_{CC1} and V_{CC2} at 5-V 6.15 Switching Characteristics: V_{CC1} at 3.3-V and	.9
	V _{CC2} at 5-V	9

	6.16 Switching Characteristics: V _{CC1} at 5-V, V _{CC2} at	
	3.3-V	.10
	6.17 Typical Characteristics	. 11
7	Parameter Measurement Information	.13
8	Detailed Description	15
	8.1 Overview	
	8.2 Functional Block Diagram	. 15
	8.3 Feature Description	
	8.4 Device Functional Modes	16
9	Application and Implementation	. 17
	9.1 Application Information	
	9.2 Typical Application	
	9.3 Power Supply Recommendations	.18
	9.4 Layout	. 19
1	0 Device and Documentation Support	20
	10.1 Documentation Support	. 20
	10.2 Receiving Notification of Documentation Updates	.20
	10.3 Support Resources	. 20
	10.4 Trademarks	.20
	10.5 Electrostatic Discharge Caution	.20
	10.6 Glossary	
1	1 Revision History	
	2 Mechanical, Packaging, and Orderable	
	Information	. 21



4 Device Comparison Table

PRODUCT	SIGNALING RATE	INPUT THRESHOLD	CHANNEL CONFIGURATION	ISOLATION RATING
ISO7230C	25 Mbps	≅1.5 V (TTL) (CMOS compatible)	3/0	
ISO7231C	25 Mbps	≅1.5 V (TTL) (CMOS compatible)	2/1	4000 V _{PK} , 2500 V _{RMS}
ISO7231M	150 Mbps	V _{CC} /2 (CMOS)		

5 Pin Configuration and Functions




Figure 5-1. DW Package 16-Pin SOIC Top View

Table 5-1. Pin Functions

PIN			TYPE ⁽¹⁾	DESCRIPTION	
NAME	ISO7230	ISO7231	ITPE	DESCRIPTION	
EN	10	_	I	Enable, channel A, B, and C	
EN1	_	7	I	Enable, channel C	
EN2	_	10	I	nable, channel A and B	
GND1	2, 8	2, 8	_	Ground connection for V _{CC1}	
GND2	9, 15	9. 15	_	Fround connection for V _{CC2}	
INA	3	3	I	nput, channel A	
INB	4	4	I	Input, channel B	
INC	5	12	I	Input, channel C	
NC	6, 7, 11	6, 11	_	Not connected	
OUTA	14	14	0	Output, channel A	
OUTB	13	13	0	Output, channel B	
OUTC	12	5	0	Output, channel C	
V _{CC1}	1	1	_	Power supply, V _{CC1}	
V _{CC2}	16	16	_	Power supply, V _{CC2}	

⁽¹⁾ I = Input; O = Output



6 Specifications

6.1 Absolute Maximum Ratings

See⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾ , V _{CC1} , V _{CC2}	-0.5	6	V
VI	Voltage at INx, OUTx, ENx	-0.5	$V_{CC} + 0.5^{(3)}$	V
Io	Output current	-15	15	mA
TJ	Maximum junction temperature		170	°C
T _{stg}	Storage temperature	-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values are with respect to network ground terminal and are peak voltage values.
- (3) Maximum voltage must not exceed 6 V.

6.2 ESD Ratings

			VALUE	UNIT
\ <u>\</u>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Thermal Information

	Junction-to-case (top) thermal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter Junction-to-board characterization parameter	ISO7230C, ISO7231C, ISO7231M	
		DW (SOIC)	UNIT
		16 PINS	
В		168	°C/W
$R_{\theta JA}$		68.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	33.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	33.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	14.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	32.9	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

6.4 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾ , V _{CC1} , V _{CC2}		3.15		5.5	V
I _{OH}	High-level output current		-4			mA
I _{OL}	Low-level output current				4	mA
t _{ui}	Input pulse width ⁽¹⁾	ISO723xC	40			ns
t _{ui}	Input pulse width ⁽¹⁾	ISO723xM	6.67	5		ns
1/t _{ui}	Signaling rate ⁽¹⁾	ISO723xC	0	30	25	Mbps
1/t _{ui}	Signaling rate ⁽¹⁾	ISO723xM	0	200	150	Mbps
V _{IH}	High-level input voltage	ISO723xM	0.7 x V _{CC}		V _{CC}	V
V _{IL}	Low-level input voltage	ISO723xM	0		0.3 x V _{CC}	V
V _{IH}	High-level input voltage	ISO723xC	2		5.5	V
V _{IL}	Low-level input voltage	ISO723xC	0		0.8	V
T _A	Ambient temperature		-40	25	125	

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



www.ti.com

		MIN	NOM	MAX	UNIT
T_J	Junction temperature			150	°C
Н	External magnetic field-strength immunity per IEC 61000-4-8 and IEC 61000-4-9 certification			1000	A/m

- 1) Typical signaling rate and Input pulse width are measured at ideal conditions at 25°C.
- (2) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3.3-V operation, V_{CC1} or V_{CC2} is specified from 3 V to 3.6 V. For the 2.8-V operation, V_{CC1} or V_{CC2} is specified at 2.8 V.

6.5 Power Ratings

over operating free-air temperature range (unless otherwise noted)

		ISO7230C, ISO7231C, ISO7231M	
	PARAMETER	DW (SOIC)	UNIT
		16 PINS	
P _D	Device power dissipation, V_{CC1} = V_{CC2} = 5.5 V, TJ = 150C, C_L = 15 pF, D Input a 50% duty cycle, 25-Mbps square wave	220	mW

6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT	
GENER	AL				
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	8	mm	
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	8	mm	
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	0.008	mm	
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	400	V	
	Material group		II		
		Rated mains voltage ≤150 V _{RMS}	I-IV		
	Overvoltage category	Rated mains voltage ≤300 V _{RMS}	1-111		
		Rated mains voltage ≤400 V _{RMS}	1-11		
DIN EN	IEC 60747-17 (VDE 0884-17): ⁽²⁾				
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	560	V _{PK}	
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60 s (qualification); V _{TEST} = 1.2 x V _{IOTM} , t= 1 s (100% production)	4000	V _{PK}	
	Apparent charge ⁽³⁾	Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60 \text{ s; } V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10 \text{ s}$	≤5		
q _{pd}		Method a: After environmental tests subgroup 1, V_{ini} = V_{IOTM} , t_{ini} = 60 s; $V_{pd(m)}$ = 1.3 × V_{IORM} , t_m = 10 s	≤5	pC	
чра		Method b: At routine test (100% production); Vini = 1.2 x VIOTM, tini = 1s; Vpd(m) = 1.5 x VIORM, tm = 1s (method b1) or Vpd(m) = Vini, tm = tini (method b2)	≤5		
C _{IO}	Barrier capacitance, input to output ⁽⁴⁾	V _{IO} = 0.4 x sin (2πft), f = 1 MHz	1	pF	
		V _{IO} = 500 V, T _A = 25°C	>10 ¹²		
R _{IO}	Isolation resistance, input to output ⁽⁴⁾	V _{IO} = 500 V, 100°C ≤ T _A ≤ 125°C	>10 ¹¹	Ω	
		V _{IO} = 500 V at T _S = 150°C	>10 ⁹		
	Pollution degree		2		
	Climatic category		40/125/21		
UL 1577	,				
V _{ISO}	Withstand isolation voltage	$\begin{aligned} & V_{TEST} = V_{ISO} = 2500 \ V_{RMS}, t = 60 \ s \ (qualification); \ V_{TEST} = \\ & 1.2 \times V_{ISO} = 3000 \ V_{RMS}, t = 1 \ s \ (100\% \ production) \end{aligned}$	2500	V _{RMS}	

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for basic electrical insulation only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

- (3) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (4) All pins on each side of the barrier tied together creating a two-terminal device

6.7 Safety-Related Certifications

VDE	CSA	UL
Plan to certify according to DIN EN IEC 60747-17 (VDE 0884-17)	Plan to certify according to IEC 62368-1	Plan to certify according to UL 1577 Component Recognition Program
Certificate planned	Certificate planned	Certificate planned

6.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
L	Safety input, output, or supply current	$R_{\rm 0JA}$ = 212°C/W, V _I = 5.5 V, T _J = 170°C, T _A = 25°C, see Section 6.3			124	mA
I's	Salety Input, output, or supply current	$R_{\rm 0JA}$ = 212°C/W, V _I = 3.6 V, T _J = 170°C, T _A = 25°C, see Section 6.3			190	ША
T _S	Safety temperature				150	°C

(1) The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

6.9 Electrical Characteristics: V_{CC1} and V_{CC2} at 3.3 V

over recommended operating conditions (unless otherwise noted)(1)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY	CURRENT						
	ISO7230C/M	Quiescent	V _I = V _{CCI} or 0 V, all channels, no load,		0.5	1.2	mA
	1507230C/W	25 Mbps	EN at 3 V		3	5	MA
I _{CC1}	ISO7231C/M	Quiescent	V _I = V _{CCI} or 0 V, all channels, no load,		4.5	7	A
	1507231C/M	25 Mbps	EN1 at 3 V, EN2 at 3 V		6.5	11	mA
	ISO7230C/M	Quiescent	V _I = V _{CCI} or 0 V, all channels, no load,		9	15	mA
l. l	1807230C/M	25 Mbps	EN at 3 V		10	17	
ISO7231C/M	1007024C/M	Quiescent	V _I = V _{CCI} or 0 V, all channels, no load,		8	12	A
	1507231C/M	25 Mbps	EN1 at 3 V, EN2 at 3 V		10.5	16	mA
ELECTR	RICAL CHARACTERISTICS			·			
I _{OFF}	Sleep mode output current		ENx at 0 V, single channel		0		μA
V	Lligh level output voltage		I _{OH} = -4 mA, See Figure 7-1	V _{CCO} - 0.4	V _{CCO} - 0.4		V
V _{OH}	High-level output voltage		I _{OH} = –20 μA, See Figure 7-1	V _{CCO} - 0.1			V
V	Low-level output voltage		I _{OL} = 4 mA, See Figure 7-1			0.4	V
V _{OL}	Low-level output voltage		I _{OL} = 20 μA, See Figure 7-1			0.1	V
V _{I(HYS)}	Input voltage hysteresis				150		mV
I _{IH}	High-level input current		INx at V _{CCI}			10	
I _{IL}	Low-level input current		INx at 0 V	-10			μA
Cı	Input capacitance to ground		IN at V_{CC} , $V_I = 0.4 \sin(2\pi ft)$, $f=2MHz$		2		pF
CMTI	Common-mode transient imn	nunity	V _I = V _{CCI} or 0 V, See Figure 7-4	25	50		kV/μs

(1) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3.3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



6.10 Electrical Characteristics: V_{CC1} and V_{CC2} at 5-V

over recommended operating conditions (unless otherwise noted)(1)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY	CURRENT					•	
	ISO7230C/M	Quiescent	V _I = V _{CCI} or 0 V, all channels, no load,		1	3	mA
	1507230C/W	25 Mbps	EN at 3 V		7	9.5	MA
I _{CC1}	ISO7231C/M	Quiescent	V _I = V _{CCI} or 0 V, all channels, no load,		6.5	11	mA
	1507231C/W	25 Mbps	EN1 at 3 V, EN2 at 3 V		11	17	MA
	ISO7230C/M	Quiescent	V _I = V _{CCI} or 0 V, all channels, no load,		15	22	A
	1507230C/W	25 Mbps	EN at 3 V		17	24	mA
I _{CC2}		V _I = V _{CCI} or 0 V, all channels, no load,		13	20	mA	
	1507231C/W	25 Mbps	EN1 at 3 V, EN2 at 3 V		17.5	27	ША
ELECTRI	ICAL CHARACTERISTICS						
I _{OFF}	Sleep mode output current	t	ENx at 0 V, single channel		0		μA
V	High-level output voltage		I _{OH} = –4 mA, See Figure 7-1	V _{CCO} - 0.8			V
V _{OH}	High-level output voltage		I _{OH} = –20 μA, See Figure 7-1	V _{CCO} - 0.1			V
V-	Low-level output voltage		I _{OL} = 4 mA, See Figure 7-1			0.4	V
V_{OL}	Low-level output voltage		I _{OL} = 20 μA, See Figure 7-1			0.1	V
V _{I(HYS)}	Input voltage hysteresis				150		mV
I _{IH}	High-level input current		INx at V _{CCI}			10	
I _{IL}	Low-level input current		INx at 0 V	-10			μA
Cı	Input capacitance to groun	nd	IN at V_{CC} , $V_I = 0.4 \sin(2\pi ft)$, $f=2MHz$		2		pF
CMTI	Common-mode transient in	mmunity	V _I = V _{CCI} or 0 V, See Figure 7-4	25	50		kV/µs

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3.3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

6.11 Electrical Characteristics: V_{CC1} at 3.3-V, V_{CC2} at 5-V

over recommended operating conditions (unless otherwise noted)(1)

	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT		
SUPPLY	CURRENT							
	ISO7230C/M	Quiescent	\/ = \/	ENLot 2 V		0.5	1.2	mA
	1507230C/M	25 Mbps	$V_1 = V_{CCI}$ or 0 V, all channels, no load,	' _I = V _{CCI} or 0 V, all channels, no load, EN at 3 V		3	5	mA
I _{CC1}	ISO7231C/M	Quiescent	V _I = V _{CCI} or 0 V, all channels, no load,	EN1 at 3 V,		4.5	7	mA
	1507231C/W	25 Mbps	EN2 at 3 V			6.5	11	IIIA
 I	ISO7230C/M	Quiescent	\/ = \/	V 0V		15	22	mA
	1507230C/M	25 Mbps	V _I = V _{CCI} or 0 V, all channels, no load, EN at 3 V			17	24	MA
I _{CC2}	1007024C/M	Quiescent	V _I = V _{CCI} or 0 V, all channels, no load,	= V _{CCI} or 0 V, all channels, no load, EN1 at 3 V,		13	20	
	ISO7231C/M	25 Mbps	EN2 at 3 V	EN2 at 3 V			27	mA
ELECTR	RICAL CHARACTERIS	TICS						
I _{OFF}	Sleep mode outpu	t current	ENx at 0 V, Single channel	ENx at 0 V, Single channel				μA
			IS	ISO7230	V _{CCO} - 0.4	,		
V _{OH}	High-level output v	voltage	I _{OH} = –4 mA, See Figure 7-1	ISO7231 (5-V side)	V _{CCO} - 0.8			V
			I _{OH} = –20 μA, See Figure 7-1		V _{CCO} - 0.1			
.,	1 1 1 4 4	-14	I _{OL} = 4 mA, See Figure 7-1	'			0.4	V
V_{OL}	Low-level output v	oitage	I _{OL} = 20 μA, See Figure 7-1				0.1	V
V _{I(HYS)}	Input voltage hyste	eresis				150		mV
I _{IH}	High-level input cu	rrent	INx at V _{CCI}	INx at V _{CCI}			10	
I _{IL}	Low-level input cu	rrent	INx at 0 V		-10			μA
Cı	Input capacitance	to ground	IN at V_{CC} , $V_I = 0.4 \sin(2\pi ft)$, f=2MHz			2		pF
CMTI	Common-mode tra	nsient immunity	V _I = V _{CCI} or 0 V, See Figure 7-4		25	50		kV/µs

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V.

For the 3.3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

6.12 Electrical Characteristics: V_{CC1} at 5-V, V_{CC2} at 3.3-V

over recommended operating conditions (unless otherwise noted)(1)

	PARAMETE	R	TEST CONDITION	NS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT							
	ISO7230C/M	Quiescent	V = V	EN at 2 V		1	3	A
	1507230C/M	25 Mbps	$V_I = V_{CCI}$ or 0 V, all channels, no load,	EN at 3 V		7	9.5	mA
I _{CC1}	ISO7231C/M	Quiescent	V _I = V _{CCI} or 0 V, all channels, no load,	EN1 at 3 V,		6.5	11	mA
	1507231C/W	25 Mbps	EN2 at 3 V			11	17	IIIA
	ISO7230C/M	Quiescent	V _I = V _{CCI} or 0 V, all channels, no load,	EN at 2 V		9	15	mΛ
ı	1307230C/W	25 Mbps	V ₁ - V _{CCI} or v v, all charmers, no load,	channels, no load, EN at 3 V		10	17	mA
I _{CC2}	ISO7231C/M	Quiescent	V _I = V _{CCI} or 0 V, all channels, no load,	' _I = V _{CCI} or 0 V, all channels, no load, EN1 at 3 V,		8	12	mA
	13072310/101	25 Mbps	EN2 at 3 V		10.5	16		
ELECTR	RICAL CHARACTERIS	TICS			•			
I _{OFF}	Sleep mode outpu	t current	ENx at 0 V, Single channel	ENx at 0 V, Single channel				μA
			I _{OH} = –4 mA, See Figure 7-1	ISO7230	V _{CCO} - 0.4			
V _{OH}	High-level output v	/oltage		ISO7231 (5-V side)	V _{CCO} - 0.8			V
			I_{OH} = -20 μ A, See Figure 7-1		V _{CCO} – 0.1			
Vol	Low-level output v	oltago	I _{OL} = 4 mA, See Figure 7-1				0.4	V
v OL	Low-level output v	ollage	I _{OL} = 20 μA, See Figure 7-1				0.1	V
V _{I(HYS)}	Input voltage hyste	eresis				150		mV
I _{IH}	High-level input cu	High-level input current INx at V _{CCI}				10	μA	
I _{IL}	Low-level input cu	rrent	INx at 0 V	INx at 0 V				μΛ
Cı	Input capacitance	to ground	IN at V_{CC} , $V_I = 0.4 \sin(2\pi ft)$, f=2MHz			2		pF
CMTI	Common-mode tra	ansient immunity	V _I = V _{CCI} or 0 V, See Figure 7-4		25	50		kV/μs

⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3.3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.

6.13 Switching Characteristics: V_{CC1} and V_{CC2} at 3.3-V

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	ISO723xC		25		56	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	150723XC	Saa Figura 7.4			4	ns
t _{pLH} , t _{pHL}	Propagation delay	100722vM	See Figure 7-1	8		34	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	ISO723xM			1	2	ns
t _{sk(pp)} Part-to-part skew ⁽²⁾		ISO723xC				10	
		ISO723xM			0	5	ns
	Channel-to-channel output skew (3)	ISO723xC			0	3	
^L sk(o)		ISO723xM			0	1	ns
t _r	Output signal rise time		Saa Figura 7.4		2.4		
t _f	Output signal fall time		See Figure 7-1		2.3		ns
t _{PHZ}	Propagation delay, high-level-to-high-in	pedance output			15	25	
t _{PZH}	Propagation delay, high-impedance-to-	nigh-level output	See Figure 7.2		15	25	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output		See Figure 7-2		15	25	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output				15	25	
t _{fs}	Failsafe output delay time from input power loss		See Figure 7-3		18		μs
t _{jit(pp)}	Peak-to-peak eye-pattern jitter	ISO723xM	150 Mbps PRBS NRZ data input, same polarity input on all channels, See Figure 7-5		1		ns

⁽¹⁾ Also referred to as pulse skew.

Product Folder Links: ISO7230C ISO7231C ISO7231M

t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

(3) $t_{sk(o)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

6.14 Switching Characteristics: V_{CC1} and V_{CC2} at 5-V

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	ISO723xC		18		42	no
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	13072380	See Figure 7-1			2.5	ns
t _{PLH} , t _{PHL}	Propagation delay	ISO723xM	See Figure 7-1	8		23	ns
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	130723XIVI			1	2	115
t Part to part alcour(2)	Part-to-part skew (2)	ISO723xC				8	no
t _{sk(pp)}	Part-to-part skew (-)	ISO723xM			0	3	ns
4	Channel to shannel output alow (3)	ISO723xC			0	2	20
t _{sk(o)}	Channel-to-channel output skew (3)	ISO723xM			0	1	ns
t _r	Output signal rise time		See Figure 7.1		2.4		
t _f	Output signal fall time		See Figure 7-1		2.3		ns
t _{PHZ}	Propagation delay, high-level-to-high-in	npedance output	-		15	25	
t _{PZH}	Propagation delay, high-impedance-to-	high-level output			15	25	20
t _{PLZ}	Propagation delay, low-level-to-high-im	pedance output	See Figure 7-2		15	25	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output				15	25	
t _{fs}	Failsafe output delay time from input power loss		See Figure 7-3		12		μs
t _{jit(pp)}	Peak-to-peak eye-pattern jitter	ISO723xM	150 Mbps PRBS NRZ data input, Same polarity input on all channels, See Figure 7-5		1		ns

- (1) Also referred to as pulse skew.
- (2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
- (3) t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

6.15 Switching Characteristics: V_{CC1} at 3.3-V and V_{CC2} at 5-V

, over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH} , t _{PHL}	Propagation delay	ISO723xC		22		51	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	13072380	See Figure 7-1			3	ns
t _{PLH} , t _{PHL}	Propagation delay	ISO723xM	- See Figure 7-1	8		30	115
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	1307238101			1	2	
D-dddd(2)		ISO723xC				10	ns
t _{sk(pp)}	Part-to-part skew ⁽²⁾	ISO723xM			0	5	115
		ISO723xC			0	2.5	ns
t _{sk(o)}	Charmel-to-charmer output skew (=)	ISO723xM	ISO723xM		0	1	115
t _r	Output signal rise time		See Figure 7-1		2.4		
t _f	Output signal fall time		- See Figure 7-1		2.3		ns
t _{PHZ}	Propagation delay, high-level-to-high-impedan	ce output			15	25	
t _{PZH}	Propagation delay, high-impedance-to-high-le	vel output			15	25	
t _{PLZ}	Propagation delay, low-level-to-high-impedance output		See Figure 7-2		15	25	ns
t _{PZL}	Propagation delay, high-impedance-to-low-level output				15	25	
t _{fs}	Failsafe output delay time from input power loss		See Figure 7-3		12		μs
t _{jit(pp)}	Peak-to-peak eye-pattern jitter ISO723xM		150 Mbps PRBS NRZ data input, Same polarity input on all channels, See Figure 7-5		1		ns

(1) Also known as pulse skew

(2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



(3) $t_{sk(o)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

6.16 Switching Characteristics: V_{CC1} at 5-V, V_{CC2} at 3.3-V

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
t _{PLH} , t _{PHL}	Propagation delay, low-to-high-level output	- ISO723xC		20		50	20	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	13072380				3	ns	
t _{PLH} , t _{PHL}	Propagation delay, low-to-high-level output	ISO723xM	See Figure 7-1	8		29	ns	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	- 130723XIVI			1	2	115	
	Part-to-part skew ⁽²⁾	ISO723xC				10	20	
t _{sk(pp)} Part-to-part skew (2)		ISO723xM			0	5	ns	
t _{sk(o)} Channel-to-channel output skew ⁽³⁾	Channel to channel output alroys (3)	ISO723xC			0	2.5		
	Channel-to-channel output skew	ISO723xM			0	1	ns	
t _r	Output signal rise time		Soo Figure 7.1		2.4		ns	
t _f	Output signal fall time		See Figure 7-1		2.3		113	
t _{PHZ}	Propagation delay, high-level-to-high-impeda	nce output			15	25		
t _{PZH}	Propagation delay, high-impedance-to-high-le	evel output	Soo Figure 7.2		15	25	ns	
t _{PLZ}	Propagation delay, low-level-to-high-impedar	nce output	See Figure 7-2		15	25	lis	
t _{PZL}	Propagation delay, high-impedance-to-low-level output				15	25		
t _{fs}	Failsafe output delay time from input power loss		See Figure 7-3		18		μs	
t _{jit(pp)}	Peak-to-peak eye-pattern jitter	ISO723xM	150 Mbps PRBS NRZ data input, Same polarity input on all channels, See Figure 7-5		1		ns	

⁽¹⁾ Also known as pulse skew


Product Folder Links: ISO7230C ISO7231C ISO7231M

⁽²⁾ $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

⁽³⁾ $t_{sk(0)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.




6.17 Typical Characteristics






6.17 Typical Characteristics (continued)







7 Parameter Measurement Information



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, tr \leq 3 ns, tf \leq 3 ns, ZO = 50 Ω . At the input, a 50- Ω resistor is required to terminate the Input Generator signal. The 50- Ω is not needed in actual application.
- B. CL = 15 pF and includes instrumentation and fixture capacitance within ±20%.

Figure 7-1. Switching Characteristic Test Circuit and Voltage Waveforms






- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle, t_r ≤ 3 ns, t_f ≤ 3 ns, Z_O = 50Ω.
- B. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.


Figure 7-2. Enable/Disable Propagation Delay Time Test Circuit and Waveform






- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle, t_r ≤ 3 ns, t_f ≤ 3 ns, Z_O = 50 O
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 7-3. Failsafe Delay Time Test Circuit and Voltage Waveforms



A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 7-4. Common-Mode Transient Immunity Test Circuit



PRBS bit pattern run length is $2^{16} - 1$. Transition time is 800 ps. NRZ data input has no more than five consecutive 1s or 0s.

Figure 7-5. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



8 Detailed Description

8.1 Overview

The ISO723x family of devices transmit digital data across a silicon dioxide based isolation barrier. The digital input signal (IN) of the device is sampled by a transmitter and at every data edge the transmitter sends a corresponding differential signal across the isolation barrier. When the input signal is static, the refresh logic periodically sends the necessary differential signal from the transmitter. On the other side of the isolation barrier, the receiver converts the differential signal into a single-ended signal which is output on the OUT pin through a buffer. If the receiver does not receive a data or refresh signal, the timeout logic detects the loss of signal or power from the input side and drives the output to the default level.

8.2 Functional Block Diagram




Figure 8-1. Conceptual Block Diagram of a Digital Isolator



8.3 Feature Description

The ISO724x-Q1 family of devices is available in multiple channel configurations and default output-state options to enable wide variety of application uses. Table 8-1 lists these device features.

Table 8-1. Device Features

PRODUCT ⁽¹⁾	SIGNALING RATE	INPUT THRESHOLD	CHANNEL CONFIGURATION
ISO7240CF	25 Mbps	≅1.5 V (TTL)	4/0
ISO7241C	25 Mbps	≅1.5 V (TTL)	3/1
ISO7242C	25 Mbps	≅1.5 V (TTL)	2/2

8.4 Device Functional Modes

List of ISO7231C-Q1 functional modes.

Table 8-2. Device Function Table ISO7231C-Q1

INPUT V _{CC}	OUTPUT V _{CC}	INPUT OUTPUT ENABLE (EN)		OUTPUT (OUT)
		Н	H or Open	Η
PU	PU	L	H or Open	L
FU	F0	X	L	Z
		Open	H or Open	Н
PD	PU	Х	H or Open	Н
PD	PU	X	L	Z
X	PD	Х	X	Undetermined

8.4.1 Device I/O Schematics




Figure 8-2. Device I/O Schematics



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

ISO723x utilize single-ended TTL or CMOS-logic switching technologies. The supply voltage range is from 3.15 V to 5.5 V for both supplies, V_{CC1} and V_{CC2} . When designing with digital isolators keep in mind that due to the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, μ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

9.2 Typical Application

ISO7231 combined with Texas Instruments' mixed signal micro-controller, RS-485 transceiver, transformer driver, and voltage regulator can create an isolated RS-485 system as shown in Figure 9-1.




Figure 9-1. Isolated RS-485 Application Circuit

9.2.1 Design Requirements

Unlike optocouplers, which need external components to improve performance, provide bias, or limit current, ISO723x only needs two external bypass capacitors to operate.



9.2.2 Detailed Design Procedure





Figure 9-2. Typical ISO7231-Q1 Circuit Hook-up

9.2.3 Application Performance Plots

9.2.3.1 Insulation Characteristics Curves



9.3 Power Supply Recommendations

To provide reliable operation at all data rates and supply voltages, a $0.1~\mu F$ bypass capacitor is recommended at input and output supply pins (V_{CC1} and V_{CC2}). The capacitors must be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments SN6501 data

sheet. For such applications, detailed power supply design and transformer selection recommendations are available in the SN6501 data sheet.

9.4 Layout

9.4.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 9-5). Layer stacking must be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of the
 inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits
 of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links typically have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power/ground plane system to the stack to keep the planes symmetrical. This makes the stack mechanically stable and prevents warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly. For detailed layout recommendations, see Application Note SLLA284, Digital Isolator Design Guide.

9.4.1.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 epoxy-glass as PCB material. FR-4 (Flame Retardant 4) meets the requirements of Underwriters Laboratories UL94-V0, and is preferred over cheaper alternatives due to the lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

9.4.2 Layout Example




Figure 9-5. Recommended Layer Stack



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Isolation Glossary, application note
- Texas Instruments, How to use isolation to improve ESD, EFT, and Surge immunity in industrial systems, application note
- · Texas Instruments, Digital Isolator Design Guide application report

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

Profibus[™] is a trademark of Profibus.

DeviceNet[™] is a trademark of Open DeviceNet Vendors Association.

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

accurate system-level thermal calculations......4

Product Folder Links: ISO7230C ISO7231C ISO7231M



www.ti.com

 Updated the Regulatory Information table						
_	changes from Revision J (May 2015) to Revision K (October 2015)	Page				
•	Added Note 1 to L(I01) and changed the MIN value From: 8.34 To 8 mm in the <i>Insulation Specificati</i>					
	Added Note 1 to LI02) and changed the MIN value From: 8.1 To 8 mm in the <i>Insulation Specification</i> Deleted Note 1 From the <i>Safety-Related Certifications</i> table	ns table5				

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 18-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
ISO7230CDW	Obsolete	Production	SOIC (DW) 16	-	-	Call TI	Call TI	-40 to 125	ISO7230C
ISO7230CDWR	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7230C
ISO7230CDWR.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7230C
ISO7230CDWR.B	Active	Production	SOIC (DW) 16	2000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
ISO7230MDW	Obsolete	Production	SOIC (DW) 16	-	-	Call TI	Call TI	-40 to 125	ISO7230M
ISO7230MDWR	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7230M
ISO7230MDWR.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7230M
ISO7230MDWR.B	Active	Production	SOIC (DW) 16	2000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
ISO7231CDW	Obsolete	Production	SOIC (DW) 16	-	-	Call TI	Call TI	-40 to 125	ISO7231C
ISO7231CDWR	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7231C
ISO7231CDWR.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7231C
ISO7231CDWR.B	Active	Production	SOIC (DW) 16	2000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
ISO7231CDWRG4	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7231C
ISO7231MDW	Obsolete	Production	SOIC (DW) 16	-	-	Call TI	Call TI	-40 to 125	ISO7231M
ISO7231MDWR	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7231M
ISO7231MDWR.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7231M
ISO7231MDWR.B	Active	Production	SOIC (DW) 16	2000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
ISO7231MDWRG4	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7231M

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OPTION ADDENDUM

www.ti.com 18-Jul-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISO7231C:

Automotive : ISO7231C-Q1

NOTE: Qualified Version Definitions:


Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Feb-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7230CDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7230MDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7231CDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7231MDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

www.ti.com 5-Feb-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7230CDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7230MDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7231CDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7231MDWR	SOIC	DW	16	2000	350.0	350.0	43.0

7.5 x 10.3, 1.27 mm pitch


SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated