

CD4009UB, CD4010B Types

CMOS Hex Buffers/Converters

High-Voltage Types (20-Volt Rating)

Inverting Type: CD4009UB

Non-Inverting Type: CD4010B

The RCA-CD4009UB and CD4010B Hex Buffer/Converters may be used as CMOS to TTL or DTL logic-level converters or CMOS high-sink-current drivers.

The CD4049UB and CD4050B are preferred hex buffer replacements for the CD4009UB and CD4010B, respectively, in all applications except multiplexers. For applications not requiring high sink current or voltage conversion, the CD4069UB Hex Inverter is recommended.


The CD4009UB and CD4010B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16-lead ceramic flat packages (K suffix), and in chip form (H suffix).

Features:

- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μ A at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings

Applications:

- CMOS to DTL/TTL hex converter
- CMOS current "sink" or "source" driver
- CMOS high-to-low logic-level converter
- Multiplexer — 1 to 6 or 6 to 1



TERMINAL ASSIGNMENTS

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD, VCC)		-0.5 to +20 V
(Voltages referenced to VSS Terminal)		
INPUT VOLTAGE RANGE, ALL INPUTS		-0.5 to VDD + 0.5 V
DC INPUT CURRENT, ANY ONE INPUT		±10 mA
POWER DISSIPATION PER PACKAGE (PD):		
For TA = -40 to +60°C (PACKAGE TYPE E)		500 mW
For TA = +60 to +85°C (PACKAGE TYPE E)		Derate Linearly at 12 mW/°C to 200 mW
For TA = -55 to +100°C (PACKAGE TYPES D, F, K)		500 mW
For TA = +100 to +125°C (PACKAGE TYPES D, F, K)		Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR		
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)		100 mW
OPERATING-TEMPERATURE RANGE (TA):		
PACKAGE TYPES D, F, K, H		-55 to +125°C
PACKAGE TYPE E		-40 to +85°C
STORAGE TEMPERATURE RANGE (Tstg)		-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):		
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max.		+265°C






Fig. 3 — Minimum and maximum voltage transfer characteristics—CD4009UB.




Fig. 1 — Schematic diagram of CD4009UB— 1 of 6 identical stages.





Fig. 2 — Schematic diagram of CD4010B— 1 of 6 identical stages.



CD4009UB, CD4010B Types

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package Temperature Range), V_{DD}	3	18	V
V_{CC}^*	3	V_{DD}	
Input Voltage Range (V_I)	V_{CC}^*	V_{DD}	V

*The CD4009UB and CD4010B have high-to-low level voltage conversion capability but not low-to-high level, therefore it is recommended that $V_{DD} > V_I > V_{CC}$.




Fig. 4 – Typical voltage transfer characteristics as function of temp.—CD4009UB.




Fig. 5 – Minimum and maximum voltage transfer characteristics ($V_{DD}=5$)—CD4010B.




Fig. 6 – Minimum and maximum voltage transfer characteristics ($V_{DD}=10$)—CD4010B.




Fig. 7 – Minimum and maximum voltage transfer characteristics ($V_{DD}=15$)—CD4010B.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CONDITIONS		Limits At Indicated Temperatures (°C)								UNITS
			Values at -55,+25,+125 Apply to D,F,K,H Pkgs. Values at -40,+25,+85 Apply to E Package								
	V _O (V)	V _{IN} (V)	V _{DD} (V)	-55	-40	+85	+125	+25			
								Min.	Typ.	Max.	
Quiescent Device Current, I _{DD} Max.	—	0,5	5	1	1	30	30	—	0.02	1	μA
	—	0,10	10	2	2	60	60	—	0.02	2	
	—	0,15	15	4	4	120	120	—	0.02	4	
	—	0,20	20	20	20	600	600	—	0.04	20	
Output Low (Sink) Current I _{OL} Min.	0.4	0,5	4,5	3,2	3,1	2,1	1,8	2,6	3,4	—	mA
	0.4	0,5	5	3,75	3,6	2,4	2,1	3	4	—	
	0.5	0,10	10	10	9,6	6,4	5,6	8	10	—	
	1.5	0,15	15	30	40	19	16	24	36	—	
Output High (Source) Current I _{OH} Min.	4.6	0,5	5	-0.25	-0.23	-0.18	-0.15	-0.2	-0.4	—	
	2.5	0,5	5	-1	-0.9	-0.65	-0.58	-0.8	-1.6	—	
	9.5	0,10	10	-0.55	-0.5	-0.38	-0.33	-0.45	-0.9	—	
	13.5	0,15	15	-1.65	-1.6	-1.25	-1.1	-1.5	-3	—	
Output Voltage: Low-Level, V _{OL} Max.	—	0,5	5	0.05				—	0	0.05	V
	—	0,10	10	0.05				—	0	0.05	
	—	0,15	15	0.05				—	0	0.05	
Output Voltage: High-Level, V _{OH} Min.	—	0,5	5	4.95				4.95	5	—	
	—	0,10	10	9.95				9.95	10	—	
	—	0,15	15	14.95				14.95	15	—	
Input Low Voltage: V _{IL} Max. CD4009UB	4.5	—	5	1				—	—	1	
	9	—	10	2				—	—	2	
	13.5	—	15	2.5				—	—	2.5	
Input Low Voltage: V _{IL} Max. CD4010B	0.5	—	5	1.5				—	—	1.5	V
	1	—	10	3				—	—	3	
	1.5	—	15	4				—	—	4	
Input High Voltage: V _{IH} Min. CD4009UB	0.5	—	5	4				4	—	—	
	1	—	10	8				8	—	—	
	1.5	—	15	12.5				12.5	—	—	
Input High Voltage: V _{IH} Min. CD4010B	4.5	—	5	3.5				3.5	—	—	
	9	—	10	7				7	—	—	
	13.5	—	15	11				11	—	—	
Input Current, I _{IN} Max.	—	0,18	18	±0.1	±0.1	±1	±1	—	±10 ⁻⁵	±0.1	μA

CD4009UB, CD4010B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A=25^{\circ}\text{C}$; Input $t_r=20\text{ ns}$, $C_L=50\text{ pF}$, $R_L=200\text{ K}\Omega$

CHARACTERISTIC	CONDITIONS			LIMITS ALL PKGS		UNIT
	VDD (V)	VI (V)	VCC (V)	TYP.	MAX.	
Propagation Delay Time: Low-to-High, tPLH	CD4009UB	5	5	5	70	ns
		10	10	10	40	
		10	10	5	35	
		15	15	15	30	
		15	15	5	30	
	CD4010B	5	5	5	100	ns
		10	10	10	50	
		10	10	5	50	
		15	15	15	35	
		15	15	5	35	
High-to-Low, tPHL	CD4009UB	5	5	5	30	ns
		10	10	10	20	
		10	10	5	15	
		15	15	15	15	
		15	15	5	10	
	CD4010B	5	5	5	65	ns
		10	10	10	35	
		10	10	5	30	
		15	15	15	25	
		15	15	5	20	
Transition Time: Low-to-High, tTLH		5	5	5	150	ns
		10	10	10	75	
		15	15	15	55	
		5	5	5	35	ns
		10	10	10	20	
		15	15	15	15	
Input Capacitance, C _{IN}	CD4009UB	—	—	—	15	pF
	CD4010B	—	—	—	5	




Fig. 11 – Typical output high (source) current characteristics.




Fig. 12 – Minimum output high (source) current characteristics.




Fig. 8 – Typical voltage transfer characteristics as a function of temperature—CD4010B.




Fig. 9 – Typical output low (sink) current characteristics.




Fig. 10 – Minimum output low (sink) current characteristics.




Fig. 13 – Typical low-to-high propagation delay time vs. load capacitance (CD4009UB).

CD4009UB, CD4010B Types




Fig. 14 – Typical high-to-low propagation delay time vs. load capacitance (CD4009UB).




Fig. 15 – Typical low-to-high propagation delay time vs. load capacitance (CD4010B).




Fig. 16 – Typical high-to-low propagation delay time vs. load capacitance (CD4010B).




Fig. 17 – Typical low-to-high transition time vs. load capacitance.




Fig. 18 – Typical high-to-low transition time vs. load capacitance.




Fig. 19 – Typical dissipation characteristics.




Fig. 20 – Quiescent device current test circuit.




Fig. 21 – Noise immunity test circuit.





Fig. 22 – Input current test circuit.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid Graduations Are In Mils (10⁻³ Inch)

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of -3 mils to +16 mils applicable to the nominal dimensions shown.

Photograph of chip for CD4009UB. Dimensions and pad layout for CD4010B are identical.