


General Description

The MAX3620 series is a family of high-performance passive delay lines for use in QDR/QDRII synchronous memory systems. These delay lines support high-speed transceiver logic (HSTL) source terminated transmission with an unterminated load at the receiver, and deliver accurate delays of 0.75ns, 1.00ns, 1.25ns, and 1.50ns for the generation of the quarter clock phase. The MAX3620 is offered in a small 3mm x 3mm package which contains two delay lines of equal length that can be driven either differentially or single-endedly.

Applications

QDR/QDRII Memory Systems Multiphase Clock Generation

Pin Configuration



Features

- **♦ Supports HSTL Source Terminated Lines**
- ♦ All-Passive Design
- ♦ Compatible with 100 Ω Differential and 50 Ω Single-**Ended Transmission Lines**
- ♦ Small 3mm x 3mm Package


Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX3620AETT	-40°C to +85°C	6 TDFN
MAX3620BETT	-40°C to +85°C	6 TDFN
MAX3620CETT	-40°C to +85°C	6 TDFN
MAX3620DETT	-40°C to +85°C	6 TDFN

Selector Guide

PART	PKG CODE	TOP MARK
MAX3620AETT	T633-2	AJX
MAX3620BETT	T633-2	AIY
MAX3620CETT	T633-2	AIZ
MAX3620DETT	T633-2	AJA

Typical Application Circuit



NIXIN

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Maximum DC Voltage between COMMON and IOs	Operating Temperature Range	45°C to +85°C
(IN1, IN2, OUT1, OUT2)±2.0V	Storage Temperature Range	55°C to +150°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Typical ambient temperature is +25°C. See Table 1 for more information.)

PARAMETER	SYMBOL	CONDITIO	DNS	MIN	TYP	MAX	UNITS	
Characteristic Impedance	Z ₀	See Table 1 clock frequen	ncy		50		Ω	
			MAX3620A	0.65	0.75	0.85		
		ZLOAD = ZSOURCE	MAX3620B	0.90	1.00	1.10	Ī	
Delay Values		(Note 1)	MAX3620C	1.15	1.25	1.35	ns	
			MAX3620D	1.40	1.50	1.60		
Delay Matching		IN2-to-OUT2 relative to IN ZLOAD = ZSOURCE	I1-to-OUT1,	-20		+20	ps	
			MAX3620A		2.5			
		ZLOAD = ZSOURCE	MAX3620B		2.1		Ì	
la comica de co		(Notes 1, 2, 4)	MAX3620C		2.3		Ì	
			MAX3620D		2.2			
Insertion Loss			MAX3620A	İ	4.6		dB	
		Z _{LOAD} >> Z _{SOURCE} ,	MAX3620B		3.8		Ì	
		source termination only (Notes 5, 6)	MAX3620C		3.1		MHz	
		(110163 3, 0)	MAX3620D		3.4		†	
			MAX3620A		450			
Cutoff Frequency,		ZLOAD = ZSOURCE	MAX3620B		370			
3dB Loss Relative to 10MHz	quency, $Z_{LOAD} = Z_{SOURCE}$ MAX3620B	320		MHz				
			MAX3620D		300			
Input Return Loss		Z _{LOAD} = Z _{SOURCE} , 50MH (Note 3)	Iz to 1GHz	12			dB	
Output Return Loss		Z _{LOAD} = Z _{SOURCE} , 50MF (Note 3)	Iz to 1GHz	15			dB	
Input Leakage at ±1.5V		IN1 or IN2 to grounded COMMON		-10		+10	μΑ	
Output Leakage at ±1.5V		OUT1 or OUT2 to ground	ed COMMON	-10		+10	μΑ	
			MAX3620A		540			
	Z _{LOAD} = Z _{SOURCE}	MAX3620B		620				
		(Notes 1, 2)	MAX3620C		700		ps	
Output Transition Time			MAX3620D	ĺ	760			
(20% to 80%)			MAX3620A		590			
		ZLOAD >> Z SOURCE,	MAX3620B		720		Ì	
		source termination only (Note 5)	MAX3620C		810		Ī	
		(1.4510-0)	MAX3620D		890			

__ /N/1XI/N

ELECTRICAL CHARACTERISTICS (continued)

(Typical ambient temperature is +25°C. See Table 1 for more information.)


- **Note 1:** Load and source resistance = $50\Omega \pm 1\%$, capacitance ≤ 1 pF. Input transition time (20% to 80%) = 300ps.
- Note 2: The clock frequency is the maximum operational clock frequency listed in Table 1.
- **Note 3:** Load and source resistance = $50\Omega \pm 1\%$, capacitance ≤ 1 pF.
- Note 4: Insertion loss is relative to a lossless 50Ω transmission line. Ideally, an insertion loss of 0dB will result in 0.5 times the open-circuit transmitter output.
- Note 5: Source termination only (no-load termination), 5pF and 20kΩ at load, 300ps input transition time (20% to 80%). Load capacitance dominates performance.
- Note 6: Insertion loss is relative to an ideal open $20k\Omega$ load. Ideally, an insertion loss of 0dB will result in 0.998 times the open-circuit transmitter output.

Table 1. Recommended Operating Conditions

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Ambient Temperature		-40	+25	+85	°C
Recommended Load Capacitance	$Z_{LOAD} >> 50\Omega$, source termination only		5		рF
Recommended Load Resistance	$Z_{LOAD} >> 50\Omega$, source termination only		20		kΩ
Clock Frequency	MAX3620A	250		333	
	MAX3620B	190		250	N 41 1-
Clock Frequency	MAX3620C	150		200	MHz
	MAX3620D	125		167	ĺ
Input Amplitude				1.5	V _{P-P}
Input Voltage Range		-1.5		+1.5	V


Typical Operating Characteristics

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



Pin Description

PIN	NAME	FUNCTION
1	IN1	Single-Ended Input 1
2	COMMON	Common
3	IN2	Single-Ended Input 2
4	OUT2	Single-Ended Output 2
5	COMMON	Common
6	OUT1	Single-Ended Output 1
_	Exposed Pad	Connect to same potential as COMMON





Figure 1. Functional Diagram

Detailed Description

The MAX3620 delay lines are transmission lines constructed with a series of L-C sections. Figure 1 is a functional diagram of the MAX3620. The distributed architecture of the MAX3620 allows for symmetrical impedance looking into each terminal. When the MAX3620 is used in single-ended operation, leave unused input/output open.

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



COMM	ON DIME	NSIONS	1							
SYMBOL	MIN.	MAX.	1							
А	0.70	0.80	1							
D	2.90	3.10]							
E	2.90	3.10								
A1	0.00	0.05								
L	0.20	0.40	1							
k	_	25 MIN.	1							
A2	0.2	20 REF.								
PACKAGE VAR	SMOITAL								٦	
PKG. CODE	N	D2	E2	е	JEDEC SPEC	b	[(N/2)-1] x e	DOWNBONDS	<u>-</u>	
T633-1	6	1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF	NO		
T633-2	6	1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF	NO	7	
T833-1	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF	NO	7	
T833-2	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF	NO	7	
T833-3	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF	YES	7	
T1033-1	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF	NO		
T1433-1	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF	YES	7	
T1433-2	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF	NO		
NOTES: 1. ALL DIMENS 2. COPLANARIT 3. WARPAGE S 4. PACKAGE L SPECIAL C 5. DRAWING C AND T143:	Y SHALL HALL NO ENGTH/F HARACTE ONFORM: 3-1 &	NOT EXCED TEXCEED PACKAGE WERISTIC(S). S TO JEDE T1433-2.	EED 0.08 n 0.10 mm. IDTH ARE 0	nm. CONSIDERED	AS Ensions "D2" Ani) "E2",		DALLAS	XI/IV	

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.