# HITFET - BTS3405G

Smart Low-Side Power Switch

**Automotive Power** 





1	Overview
<b>2</b> 2.1	Block Diagram
<b>3</b> 3.1 3.2	Pin Configuration6Pin Assignment BTS3405G6Pin Definitions and Functions6
<b>4</b> 4.1 4.2 4.2.1	General Product Characteristics7Absolute Maximum Ratings7Thermal Resistance8Transient Thermal Impedance8
5 5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6	Block Description and Characteristics         10           Input and Power Stage         10           Input Circuit         10           Failure Feedback         11           Output On-State Resistance         11           Power Dissipation         12           Output Timing         12           Characteristics         13
<b>6</b> 6.1 6.2 6.3 6.4	Protection Functions15Thermal Protection15Overvoltage Protection15Short Circuit Protection17Characteristics18
7	Package Outlines BTS3405G
8	Revision History



# Smart Low-Side Power Switch HITFET

BTS3405G






## 1 Overview

#### **Features**

- · Low input current
- Short circuit and Overload protection
- · Current limitation
- Input protection (ESD)
- · Thermal protection with auto restart
- · Compatible to standard Power MOSFET
- Analog driving possible
- · Two channel concept saves PCB footprint
- · Green Product (RoHS compliant)
- AEC Qualified



PG-DSO-8-25

#### Description

The BTS3405G is a two channel low-side power switch in PG-DSO-8-25 package providing embedded protective functions. The device consists of two separate monolithic IC. Each with one N-channel power MOSFET transistor and additional protection circuitry.

Table 1 Product Summary

Drain Voltage	$V_{D}$	42 V <sup>1)</sup>
Input Voltage	$V_{IN(max)}$	10 V
Typical On-State Resistance at $T_j$ = 25°C and Vin = 10V	R <sub>DS(ON,amb typ)</sub>	0.7 Ω
Maximum On-State Resistance at $T_j$ = 150°C and Vin = 10V	R <sub>DS(ON,hot max)</sub>	1.9 Ω
Nominal Load Current	$I_{Dnom(min)}$	350 mA
Drain Current	$I_{D}$	600 mA <sup>2)</sup>
Single Clamping Energy	$E_{AS}$	65 mJ

- 1) Active clamped
- 2) Internally limited

Туре	Package	Marking
BTS3405G	PG-DSO-8-25	BTS3405G

Data Sheet 3 Rev. 1.1, 2011-09-01



## Smart Low-Side Power Switch BTS3405G

Overview

#### **Protective Functions**

- Electrostatic discharge protection (ESD)
- · Active clamp over voltage protection
- Thermal shutdown with auto restart
- Short circuit protection

#### **Fault Information**

- Thermal shutdown
- Short to Battery and overload

### **Applications**

- Designed for driving Relays in Automotive Applications
- All types of resistive, inductive and capacitive loads
- Suitable for loads with peak currents
- · Replaces discrete circuits

### **Detailed Description**

The device is able to switch all kind of resistive, inductive and capacitive loads, limited by  $E_{\rm AS}$  and maximum current capabilities.

The BTS3405G offers ESD protection of each IN Pin in relation to the corresponding Source Pin.

The overtemperature protection prevents the device from overheating due to overload and/or bad cooling conditions. The temperature information is given by a temperature sensor in each of the two power MOSFET. During thermal shutdown the device tries to sink an increased input current at the corresponding IN pin to feedback the fault condition on this channel.

The BTS3405G has a thermal-auto-restart function, the regarding channel will turn on again after the measured temperature has dropped down for the thermal hysteresis.

The over voltage protection is active during load-dump or inductive turn off conditions. The power MOSFET is limiting the Drain - Source voltage to the defined clamping voltage. This function is available regardless of the input pin state, means without voltage on the IN pins.

Data Sheet 4 Rev. 1.1, 2011-09-01



**Block DiagramTerms** 

## 2 Block Diagram




Figure 1 Block Diagram

## 2.1 Terms

Figure 2 shows all external terms used in this data sheet.




Figure 2 Terms

Data Sheet 5 Rev. 1.1, 2011-09-01



Pin ConfigurationPin Assignment BTS3405G

## 3 Pin Configuration

## 3.1 Pin Assignment BTS3405G




Figure 3 Pin Configuration PG-DSO-8-25

## 3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	Source1	Ground connection for channel 1
2	IN1	Input / Fault feedback for channel 1
3	Source2	Ground connection for channel 2
4	IN2	Input / Fault feedback for channel 2
5, 6	Drain2	Load connection channel 2
7, 8	Drain1	Load connection channel 1

Data Sheet 6 Rev. 1.1, 2011-09-01



#### **General Product CharacteristicsAbsolute Maximum Ratings**

## 4 General Product Characteristics

## 4.1 Absolute Maximum Ratings

All parameters apply for both channels accordingly.

## Absolute Maximum Ratings 1)

 $T_{\rm j}$  = -40 ·C to +150 ·C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified), all values valid for both channels

Pos.	Parameter	Symbol	Limit	Values	Unit	Test Conditions	
			Min.	Max.			
Voltage	es	1		<u> </u>			
4.1.1	Drain voltage	$V_{D}$	_	42	٧	$^{2)} V_{IN}$ = 0 V, $I_{D}$ = 10 mA	
4.1.2	Input Voltage	$V_{IN}$	-0.2	10	٧	_	
4.1.3	Input Current	$I_{IN}$	self lir	nited	mA	-0.2 V < V <sub>IN</sub> < 10 V	
4.1.4			-2	2	mA	V <sub>IN</sub> < -0.2 V	
						or $V_{\text{IN}}$ > 10 V	
4.1.5	Drain Current	$I_{D}$	_	600	mA	$^{3)} T_{\rm j} = 25  ^{\circ}{\rm C}$	
Energie	es			·			
4.1.6	Unclamped single pulse inductive energy	$E_{AS}$	0	65	mJ	$I_{\rm D}$ = 350 mA;	
	single pulse					$V_{\rm bb} = 28 \text{ V};$	
						$T_{J(start)}$ = 85 °C	
4.1.7	Unclamped single pulse inductive energy		_	30	mJ	$I_{\rm D}$ = 250 mA;	
	single pulse					$V_{\rm bb} = 28 \text{ V};$	
4 4 0	Line learned remetitive made indicative	E	0	18	I	$T_{\text{J(start)}} = 150 ^{\circ}\text{C}$	
4.1.8	Unclamped repetitive pulse inductive energy 1×10 <sup>4</sup> cycles	$E_{AR}$	0	18	mJ	$I_{\rm D}$ = 200 mA; $V_{\rm bb}$ = 13.5 V;	
	energy 1×10 cycles					$T_{\text{J(start)}} = 105 ^{\circ}\text{C}$	
4.1.9	Unclamped repetitive pulse inductive		_	13	mJ	$I_{\rm D}$ = 170 mA;	
	energy 1×10 <sup>6</sup> cycles					$V_{\rm bb} = 13.5  \rm V;$	
	Ç. ,					$T_{\text{J(start)}}$ = 105 °C	
4.1.10	Total Power Dissipation	$P_{tot}$	_	0.78	W	<sup>4)</sup> $T_a$ = 85 °C	
Tempe	ratures				•		
4.1.11	Operating temperature	$T_{J}$	-40	+150	°C	_	
4.1.12	Storage temperature	$T_{stg}$	-55	+150	°C	_	
ESD St	sceptibility	1 0					
4.1.13	Electrostatic discharge voltage 5)	$V_{ESD}$	-2	2	kV	IN Pin	
		202				R = 1.5  k;	
						<i>C</i> = 100 pF;	
						T <sub>J</sub> = 25 °C	

- 1) Not subject to production test, specified by design.
- 2) Active clamped.
- 3) Internally limited.
- 4) Device mounted on PCB according EIA/JEDEC standard JESD51-7 (4-layer FR4, 76.2 mm  $\times$  114.3 mm with buried planes). PCB is mounted vertical without blown air.
- 5) ESD susceptibility HBM according to EIA/JESD 22-A 114B, section 4.

Data Sheet 7 Rev. 1.1, 2011-09-01



#### **General Product CharacteristicsThermal Resistance**

## 4.2 Thermal Resistance

Pos.	Parameter	Symbol	I	Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
4.2.1	Junction to Soldering Point	$R_{thJC}$	_	_	38	K/W	1) 2)
4.2.2	Junction to Ambient all channel ON	$R_{thJA}$	-	80	-	K/W	1) 2)

<sup>1)</sup> Not subject to production test, specified by design.

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

## 4.2.1 Transient Thermal Impedance




Figure 4 Typical Transient Thermal Impedance single pulse,  $Z_{
m thJA}$  and  $Z_{
m thJC}$ 

Data Sheet 8 Rev. 1.1, 2011-09-01

<sup>2)</sup> Device mounted on PCB according EIA/JEDEC standard JESD51-7 (4-layer FR4, 76.2 mm × 114.3 mm with buried planes). PCB is mounted vertical without blown air with 0.78W power dissipation generated in each channel on the DMOS.



#### **General Product CharacteristicsThermal Resistance**




Figure 5 Typical Transient Thermal Impedance  $Z_{thJA}$  with different Duty cycles  $Z_{thJA} = f(t_p)$ , D = tp/T,  $T_a = 25$  °C

Device mounted on PCB according EIA/JEDEC standard JESD51-7 (4-layer FR4, 76.2 mm  $\times$  114.3 mm with buried planes). PCB is mounted vertical without blown air with 0.78W power dissipation generated in each channel for single pulse on the DMOS

Data Sheet 9 Rev. 1.1, 2011-09-01



## 5 Block Description and Characteristics

## 5.1 Input and Power Stage

## 5.1.1 Input Circuit

Figure 6 shows the input circuit of the BTS3405G. The zener Diode protects the input circuit against ESD pulses. The internal circuitry is supplied by the input PIN. During normal operation the Input is connected to the Gate of the power MOSFET. During fault condition the device tries to sink the current  $I_{\rm INlim}$  in order to give the fault information back to the driving circuit.




Figure 6 Input Circuit




Figure 7 Typical Input Threshold Voltage  $V_{\text{inth}}$  = f( $T_{\text{J}}$ );  $I_{\text{D}}$  = 50  $\mu$ A,  $V_{\text{D}}$  =  $V_{\text{IN}}$ 




Figure 8 Typical Transfer Characteristic  $I_{\rm D}$  = f( $V_{\rm IN}$ );  $V_{\rm D}$  = 12 V,  $T_{\rm Jstart}$  = 25 °C

Data Sheet 10 Rev. 1.1, 2011-09-01



## 5.1.2 Failure Feedback

During failure condition the BTS3405G tries to sink a increased input current  $I_{\rm INlim}$ .

## 5.1.3 Output On-State Resistance

The on-state resistance depends on the junction temperature  $T_{\rm J}$ . Figure 9 shows this dependency for the typical on-state resistance  $R_{\rm DS(on)}$ .




Figure 9 Typical On-State Resistance,  $R_{DS(on)} = f(T_J)$ 

Data Sheet 11 Rev. 1.1, 2011-09-01



## 5.1.4 Power Dissipation

The maximum allowed power dissipation in Figure 10 is calculated by  $R_{\rm thJC}$  and  $R_{\rm thJA}$ .




Figure 10 Maximal Allowable Power Dissipation

## 5.1.5 Output Timing

A voltage signal at the input pin above the threshold voltage causes the power MOSFET to switch on with a dedicated slope which is optimized for low EMC emission. **Figure 11** shows the timing definition.




Figure 11 Definition of Power Output Timing for Resistive Load

Data Sheet 12 Rev. 1.1, 2011-09-01



## 5.1.6 Characteristics

Note: Characteristics show the deviation of parameter at given input voltage and junction temperature. Typical values show the typical parameters expected from manufacturing.

All voltages with respect to Source Pin unless otherwise stated.

## **Electrical Characteristics: Input and Power Stage**

 $T_{\rm j}$  = -40 ·C to +150 ·C , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified

Pos.	Parameter	Symbol	Lin	nit Val	ues	Unit	Test Conditions
			Min.	Тур.	Max.		
Input				<u></u>			
5.1.1	Nominal Input current	$I_{INnom}$	_	10	30	μА	$V_{\rm D}$ = 0 V; $V_{\rm IN}$ = 10 V
5.1.2	Input current protection mode	$I_{INlim}$	_	100	150	μΑ	$V_{\rm IN}$ = 10 V; $T_{\rm J}$ = 150 °C
5.1.3	Input threshold voltage	$V_{INTH}$	1.3	1.7	2.2	V	$\begin{split} V_{\rm D} &= V_{\rm IN}; \\ I_{\rm D} &= 50~\mu{\rm A} \\ T_{\rm J} &= 25^{\circ}{\rm C} \end{split}$
5.1.4			0.8	-	_	V	$V_{\rm D} = V_{\rm IN};$ $I_{\rm D} = 50~\mu{\rm A}, 150~{\rm ^{\circ}C}$
Powe	r Stage						
5.1.5	On-State Resistance	$R_{\mathrm{DS(on)}}$	_	0.9	_	Ω	$^{1)}$ $T_{\rm J}$ = 25 °C; $V_{\rm IN}$ = 5 V; $I_{\rm D}$ = 200mA
5.1.6			_	1.8	2.4	Ω	$T_{\rm J}$ = 150 °C; $V_{\rm IN}$ = 5 V; $I_{\rm D}$ = 200mA
5.1.7			_	0.7	_	Ω	$^{1)}$ $T_{\rm J}$ = 25 °C; $V_{\rm IN}$ = 10 V; $I_{\rm D}$ = 200mA
5.1.8			_	1.4	1.9	Ω	$T_{\rm J}$ = 150 °C; $V_{\rm IN}$ = 10 V; $I_{\rm D}$ = 200mA
5.1.9	Nominal load current for both channels ON	$I_{Dnom}$	350	400	_	mA	$T_{\rm J}$ < 150 °C; $T_{\rm A}$ = 105 °C <sup>2)</sup> ; $V_{\rm IN}$ = 5 V
5.1.10	Zero input voltage drain current	$I_{DSS}$	_	-	5	μΑ	$V_{\rm DS}$ = 13.5 V; $V_{\rm IN}$ = 0 V; $T_{\rm J}$ = 150 °C
			_	2.5	6	μА	$V_{\rm DS}$ = 32 V; $V_{\rm IN}$ = 0 V; $T_{\rm J}$ = -40 °C to 85 °C
			_	4	7	μА	$V_{\rm DS}$ = 32 V; $V_{\rm IN}$ = 0 V; $T_{\rm J}$ = 150 °C

Data Sheet 13 Rev. 1.1, 2011-09-01



## **Electrical Characteristics: Input and Power Stage** (cont'd)

 $T_{\rm j}$  = -40 ·C to +150 ·C , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified

Pos.	Parameter	Symbol	Limit Values			Unit	<b>Test Conditions</b>
		N	Min.	Тур.	Max.	-	
Switc	hing $V_{\rm bb}$ = 12 V, $R_{\rm L}$ = 82 $\Omega$	1	"				I.
5.1.11	Turn-on time	$t_{\sf on}$	_	16	38	μS	$V_{\rm IN}$ = 10 V to 90% $I_{\rm E}$
5.1.12	Turn-off time	$t_{ m off}$	_	15	45	μS	$V_{\rm IN}$ = 0 V to 10% $I_{\rm D}$
5.1.13	Slew rate on	$\mathrm{d}V_{\mathrm{ds}}/\mathrm{d}t_{\mathrm{on}}$	_	2.5	9.3	V/μs	$50\% - 30\% V_{bb};$ $R_{L} = 82 Ω;$ $V_{IN} = 0 V to 10 V;$ $V_{bb} = 12 V$
5.1.14	Slew rate off	$\mathrm{d}V_{\mathrm{ds}}/\mathrm{d}t_{\mathrm{off}}$	_	6.0	18.2	V/μs	$30\%$ - 50% $V_{\rm bb}$ ; $R_{\rm L}$ = 82 $\Omega$ ; $V_{\rm IN}$ = 10 V to 0 V; $V_{\rm bb}$ = 12 V
Invers	se Diode		•	•	•	•	
5.1.15	Inverse Diode forward voltage	$V_{D}$	_	-1.0	-1.5	V	$I_{\rm D}$ = -1 A; $V_{\rm IN}$ = 0 V

<sup>1)</sup> Not subject to production test, calculated by  $R_{\rm thJA}$  and  $R_{\rm DS(on)}$ .

Data Sheet 14 Rev. 1.1, 2011-09-01

<sup>2)</sup> Device mounted on PCB according EIA/JEDEC standard JESD51-7 (4-layer FR4, 76.2 mm  $\times$  114.3 mm with buried planes). PCB is mounted vertical without blown air.



#### **Protection FunctionsThermal Protection**

## 6 Protection Functions

The device provides embedded protection functions. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operation.

## 6.1 Thermal Protection

The device is protected against over temperature due to overload and / or bad cooling conditions. To ensure this a temperature sensor located in the Power MOSFET is used.

The BTS3405G has a thermal auto-restart function. After the device has cooled down it will switch on again see **Figure 12**.




Figure 12 Error Signal via Input Current at Thermal Shutdown

## 6.2 Overvoltage Protection

When switching off inductive loads with low-side switches, the Drain-Source voltage  $V_{\rm D}$  rises above battery potential, because the inductance intends to continue driving the current.




Figure 13 Output Clamp

The BTS3405G is equipped with a voltage clamp mechanism that keeps the Drain-Source voltage  $V_{\rm D}$  at a certain level. See **Figure 13** and **Figure 14** for more details.

Data Sheet 15 Rev. 1.1, 2011-09-01



#### **Protection FunctionsOvervoltage Protection**




Figure 14 Switching an Inductance

While demagnetization of inductive loads, energy has to be dissipated in the BTS3405G. This energy can be calculated with following equation:

$$E = (V_{\text{bb}} + |V_{\text{out(CL)}}|) \cdot \left\lceil \frac{|V_{\text{out(CL)}}|}{R_{\text{L}}} \cdot \ln\left(1 + \frac{R_{\text{L}} \cdot I_{\text{L}}}{|V_{\text{out(CL)}}|}\right) + I_{\text{L}}\right\rceil \cdot \frac{L}{R_{\text{L}}}$$
(1)

Following equation simplifies under assumption of  $R_{\rm L}$  = 0

$$E = \frac{1}{2}LI_{L}^{2} \cdot \left(1 + \frac{V_{bb}}{|V_{out(CL)} - V_{bb}|}\right)$$
 (2)

Data Sheet 16 Rev. 1.1, 2011-09-01



#### **Protection FunctionsShort Circuit Protection**

## 6.3 Short Circuit Protection

The condition short circuit is an overload condition of the device. If the current reaches the value of  $I_{\rm lim}$  the device starts to limit the current. In the condition of current limitation the device heats up. If the thermal shutdown temperature is reached the device turns off. Figure 15 shows this behavior. During the current limitation the input current is above  $I_{\rm INnom}$ . During the time period  $t_{\rm dlim}$ , the current can be above  $I_{\rm lim}$ .




Figure 15 Short Circuit Behavior of BTS3405G

As the device is a low side switch it can be assumed that the Source to Ground path has a neglectable low impedance and resistance. Therefore all impedance and resistance in the load path during short circuit is merged into Zsc.

Data Sheet 17 Rev. 1.1, 2011-09-01



#### **Protection FunctionsCharacteristics**

## 6.4 Characteristics

Note: Characteristics show the deviation of parameter at given input voltage and junction temperature. Typical values show the typical parameters expected from manufacturing.

## **Electrical Characteristics: Protection Functions**

 $T_{\rm j}$  = -40 ·C to +150 ·C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified), all values valid for both channels

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			Min.	Тур.	Max.		
Therr	nal Protection			1		1	
6.4.1	Thermal shut down junction temperature	$T_{JSD}$	150	175 <sup>1)</sup>	_	°C	_
6.4.2	Thermal hysteresis	$\Delta T_{JSD}$	_	10	_	K	1)
Over	oltage Protection			1		1	
6.4.3	Drain clamp voltage	$V_{Clamp}$	42	_	55	V	$V_{\text{IN}} = 0 \text{ V};$
		·					$I_{\rm D}$ = 10 mA;
Curre	nt Limitation and Short Circuit Protectio	n					
6.4.4	Current limitation	$I_{lim}$	0.6	0.9	1.2	Α	$V_{\rm IN}$ = 10 V; $V_{\rm DS}$ = 12 V;
							$t_{\text{measure}} = 4 \times t_{\text{dlim}}$ $T_{\text{J}} = 25  ^{\circ}\text{C}^{1)}$
			0.3	_	_		<i>T</i> <sub>J</sub> = 150 °C
			_	_	1.4	1	$T_{\rm J}$ = -40 °C <sup>1)</sup>
6.4.5	Current limitation delay time	$t_{\sf dlim}$	_	_	50	μS	1)

<sup>1)</sup> Not subject to production test, specified by design.

Data Sheet 18 Rev. 1.1, 2011-09-01



Package Outlines BTS3405G

## 7 Package Outlines BTS3405G




Figure 16 PG-DSO-8-25 (Plastic Dual Small Outline Package)

## **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



# Smart Low-Side Power Switch BTS3405G

**Revision History** 

## 8 Revision History

Version	Date	Changes	
Rev. 1.1	2011-09-01	fixed a typo in EAR test conditions in chapter Max ratings updated Feature list and rephrased Detailed Description	
		fixed a spelling error in 5.1.3 regarding "dependency"	
Rev. 1.0	2008-09-25	released data sheet	

Data Sheet 20 Rev. 1.1, 2011-09-01

Edition 2011-09-01

Published by Infineon Technologies AG 81726 Munich, Germany © 2011 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.