











SNVS135E - SEPTEMBER 1999 - REVISED DECEMBER 2014

LM2660

# **LM2660 Switched Capacitor Voltage Converter**

#### **Features**

- Inverts or Doubles Input Supply Voltage
- Narrow SOIC and VSSOP Packages
- 6.5-Ω Typical Output Resistance
- 88% Typical Conversion Efficiency at 100 mA
- Selectable Oscillator Frequency: 10 kHz/80 kHz
- Optional External Oscillator Input

# **Applications**

- **Laptop Computers**
- Cellular Phones
- Medical Instruments
- Operational Amplifier Power Supplies
- Interface Power Supplies
- Handheld Instruments

# 3 Description

The LM2660 CMOS charge-pump voltage converter is a versatile unregulated switched capacitor inverter or doubler. Operating from a wide 1.5-V to 5.5-V supply voltage, the LM2660 uses two low-cost capacitors to provide 100 mA of output current without the cost, size and EMI related to inductorbased converters. With an operating current of only 120 µA and operating efficiency greater than 90% at most loads, the LM2660 provides ideal performance for battery-powered systems. LM2660 devices can be operated directly in parallel to lower output impedance, thus providing more current at a given voltage.

The FC (frequency control) pin selects between a nominal 10-kHz or 80-kHz oscillator frequency. The oscillator frequency can be lowered by adding an external capacitor to the OSC pin. Also, the OSC pin may be used to drive the LM2660 with an external clock up to 150 kHz. Through these methods, output ripple frequency and harmonics may be controlled.


Additionally, the LM2660 may be configured to divide a positive input voltage precisely in half. In this mode, input voltages as high as 11 V may be used.

# Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
LM2660	SOIC (8)	4.90 mm x 3.91 mm		
LIVIZOOU	VSSOP (8)	3.00 mm x 3.00 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Simplified Schematic





# **Table of Contents**

1	Features 1		8.2 Functional Block Diagram	9
2	Applications 1		8.3 Feature Description	9
3	Description 1		8.4 Device Functional Modes	10
4	Revision History2	9	Application and Implementation	11
5	Pin Configuration and Functions3		9.1 Application Information	<b>1</b> 1
6	Specifications4		9.2 Typical Applications	<b>1</b> 1
Ū	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	16
	6.2 Handling Ratings	11	Layout	17
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	17
	6.4 Thermal Information		11.2 Layout Example	17
	6.5 Electrical Characteristics 5	12	Device and Documentation Support	18
	6.6 Typical Characteristics		12.1 Device Support	18
7	Parameter Measurement Information8		12.2 Trademarks	18
•	7.1 Test Circuits		12.3 Electrostatic Discharge Caution	18
8	Detailed Description9		12.4 Glossary	18
J	8.1 Overview	13	Mechanical, Packaging, and Orderable Information	

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Revision D (May 2013) to Revision E

**Page** 


# Changes from Revision C (May 2013) to Revision D

Page



# 5 Pin Configuration and Functions





# **Pin Functions**

PII	N	TYPE	DESCR	IPTION
NUMBER	NAME	TTPE	VOLTAGE INVERTER	VOLTAGE DOUBLER
			Frequency control for internal oscillator:	
			FC = open, f <sub>OSC</sub> = 10 kHz (typ);	
1	FC	Input	$FC = V+$ , $f_{OSC} = 80 \text{ kHz (typ)}$ ;	Same as inverter.
			FC has no effect when OSC pin is driven externally.	
2	CAP+	Power	Connect this pin to the positive terminal of charge-pump capacitor.	Same as inverter.
3	GND	Ground	Power supply ground input.	Power supply positive voltage input.
4	CAP-	Power	Connect this pin to the negative terminal of charge-pump capacitor.	Same as inverter.
5	OUT	Power	Negative voltage output.	Power supply ground input.
6	LV	Input	Low-voltage operation input. Tie LV to GND when input voltage is less than 3.5 V. Above 3.5 V, LV can be connected to GND or left open. When driving OSC with an external clock, LV must be connected to GND.	LV must be tied to OUT.
7	OSC	Input	Oscillator control input. OSC is connected to an internal 15-pF capacitor. An external capacitor can be connected to slow the oscillator. Also, an external clock can be used to drive OSC.	Same as inverter except that OSC cannot be driven by an external clock.
8	V+	Power	Power supply positive voltage input.	Positive voltage output.



# 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN MAX	UNIT
Supply voltage (V+ to GND, or GND to OUT)	6	V
LV	(OUT - 0.3 V) to (GND + 3 V)	V
FC, OSC	The least negative of (OUT - 0.3 V) or (V+ - 6 V) to (V+ + 0.3 V)	V
V+ and OUT continuous output current	120	mA
Output short-circuit duration to GND (2)	1	second
Power dissipation SOIC (D) <sup>(3)</sup>	735	mW
Power dissipation VSSOP (DGK) <sup>(3)</sup>	500	mW
Lead temperature (soldering, 10 seconds)	300	°C
Operating junction temperature	-40 85	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature	e range	-65	150	°C
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)		2000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V+ (supply voltage)	Inverter, LV = Open	3.5	5.5	
	Inverter, LV = GND	1.5	5.5	
	Doubler, LV = OUT	2.5	5.5	
Junction temperature (T <sub>J</sub> )		-40	85	°C

# 6.4 Thermal Information

	LM2	2660	
THERMAL METRIC <sup>(1)</sup>	SOIC (D)	VSSOP (DGK)	UNIT
	8 PINS	8 PINS	
R <sub>θJA</sub> Junction-to-ambient thermal resistance	170	250	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> OUT may be shorted to GND for one second without damage. However, shorting OUT to V+ may damage the device and should be avoided. Also, for temperatures above 85°C, OUT must not be shorted to GND or V+, or device may be damaged.

<sup>(3)</sup> The maximum allowable power dissipation is calculated by using  $P_{DMax} = (T_{JMax} - T_A)/R_{\theta JA}$ , where  $T_{JMax}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $R_{\theta JA}$  is the junction-to-ambient thermal resistance of the specified package.



# 6.5 Electrical Characteristics

Limits in for typical (TYP) values are for  $T_J$  = 25°C, and limits in for minimum (MIN) and maximum (MAX) values apply over the full operating temperature range; V+ = 5V, FC = Open,  $C_1$  =  $C_2$  = 150  $\mu$ F, unless otherwise specified in the Test Conditions.<sup>(1)</sup>

	PARAMETER TEST CONDITIONS				TYP	MAX	UNIT
			Inverter, LV = Open	3.5		5.5	
V+	Supply voltage	$R_L = 1k$	Inverter, LV = GND	1.5		5.5	V
			Doubler, LV = OUT	2.5		5.5	
	Supply current	No Load	FC = Open		0.12	0.5	Λ
I <sub>Q</sub> Supply current	LV = Open	FC = V+		1	3	mA	
	Output ourrent	T <sub>A</sub> ≤ 85°C, OUT ≤	≤ -4 V	100			mA
I <sub>L</sub> Output current	T <sub>A</sub> > 85°C, OUT ≤	≤ -3.8 V	100			mA	
Б	Output ==================================	1 100 1	T <sub>A</sub> ≤ 85°C		6.5	10	Ω
R <sub>OUT</sub> Output resistance (2)	I <sub>L</sub> = 100 mA	T <sub>A</sub> > 85°C			12		
	On all other free accounts	000 000	FC = Open	5	10		1.11-
fosc	Oscillator frequency	OSC = Open	FC = V+	40	80		kHz
	Conitability for success (3)	000 000	FC = Open	2.5	5		1.11-
$f_{SW}$	Switching frequency <sup>(3)</sup>	OSC = Open	FC = V+	20	40		kHz
	000 in not assessed	FC = Open			±2		
losc	OSC input current	FC = V+			±16		μΑ
		R <sub>L</sub> (1k) between V <sup>+</sup> and OUT		96%	98%		
$P_{EFF}$	Power efficiency	R <sub>L</sub> (500) between GND and OUT		92%	96%		
		$I_L = 100 \text{ mA to GN}$	ND		88%		
V <sub>OEFF</sub>	Voltage conversion efficiency	No Load		99%	99.96%		

<sup>(1)</sup> In the test circuit, capacitors C<sub>1</sub> and C<sub>2</sub> are 0.2-Ω maximum ESR capacitors. Capacitors with higher ESR will increase output resistance, reduce output voltage and efficiency.


<sup>(2)</sup> Specified output resistance includes internal switch resistance and capacitor ESR.

<sup>(3)</sup> The output switches operate at one half of the oscillator frequency,  $f_{OSC} = 2f_{SW}$ .

# TEXAS INSTRUMENTS

# 6.6 Typical Characteristics

(Circuit of Figure 12)







Figure 1. Supply Current vs Supply Voltage

Figure 2. Supply Current vs Oscillator Frequency







Figure 3. Output Source Resistance vs Supply Voltage

Figure 4. Output Source Resistance vs Temperature






Figure 5. Output Voltage Drop vs Load Current

Figure 6. Output Voltage vs Oscillator Frequency



# **Typical Characteristics (continued)**

(Circuit of Figure 12)




Figure 7. Oscillator Frequency vs External Capacitance




Figure 8. Oscillator Frequency vs Supply Voltage (Fc = V+)




Figure 9. Oscillator Frequency vs Supply Voltage (Fc = Open)




Figure 10. Oscillator Frequency vs Temperature (Fc = V+)




Figure 11. Oscillator Frequency vs Temperature (Fc = Open)



# 7 Parameter Measurement Information

# 7.1 Test Circuits




Figure 12. LM2660 Test Circuit



# 8 Detailed Description

#### 8.1 Overview

The LM2660 contains four large CMOS switches which are switched in a sequence to invert the input supply voltage. Energy transfer and storage are provided by external capacitors. Figure 13 illustrates the voltage conversion scheme. When  $S_1$  and  $S_3$  are closed,  $C_1$  charges to the supply voltage V+. During this time interval switches  $S_2$  and  $S_4$  are open. In the second time interval,  $S_1$  and  $S_3$  are open and  $S_2$  and  $S_4$  are closed,  $C_1$  is charging  $C_2$ . After a number of cycles, the voltage across  $C_2$  will be pumped to V+. Since the anode of  $C_2$  is connected to ground, the output at the cathode of  $C_2$  equals -(V+) assuming no load on  $C_2$ , no loss in the switches, and no ESR in the capacitors. In reality, the charge transfer efficiency depends on the switching frequency, the on-resistance of the switches, and the ESR of the capacitors.





Figure 13. Voltage Inverting Principle

# 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Changing Oscillator Frequency

Copyright © 1999-2014, Texas Instruments Incorporated

The internal oscillator frequency can be selected using the Frequency Control (FC) pin. When FC is open, the oscillator frequency is 10 kHz; when FC is connected to V+, the frequency increases to 80 kHz. A higher oscillator frequency allows smaller capacitors to be used for equivalent output resistance and ripple, but increases the typical supply current from 0.12 mA to 1 mA.

The oscillator frequency can be lowered by adding an external capacitor between OSC and GND. (See *Typical Characteristics*.) Also, in the inverter mode, an external clock that swings within 100 mV of V+ and GND can be used to drive OSC. Any CMOS logic gate is suitable for driving OSC. LV must be grounded when driving OSC. The maximum external clock frequency is limited to 150 kHz.

The switching frequency of the converter (also called the charge pump frequency) is half of the oscillator frequency.

NOTE

OSC cannot be driven by an external clock in the voltage-doubling mode.



# **Feature Description (continued)**

# Table 1. LM2660 Oscillator Frequency Selection

FC	osc	OSCILLATOR
Open	Open	10 kHz
V+	Open	80 kHz
Open or V+	External Capacitor	See Typical Characteristics
N/A	External Clock	External Clock
	(inverter mode only)	Frequency

# 8.4 Device Functional Modes

When V+ is applied to the LM2660, the device becomes enabled and will operate in which ever configuration the device is placed (inverter, doubler, etc.).



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The LM2660 CMOS charge-pump voltage converter is a versatile unregulated switched capacitor inverter or doubler. Operating from a wide 1.5 V to 5.5 V supply voltage, the LM2660 uses two low-cost capacitors to provide 100 mA of output current without the cost, size and EMI related to inductor-based converters. With an operating current of only 120 µA and operating efficiency greater than 90% at most loads, the LM2660 provides ideal performance for battery-powered systems. LM2660 devices can be operated directly in parallel to lower output impedance, thus providing more current at a given voltage.

#### 9.2 Typical Applications

#### 9.2.1 Voltage Inverter




Figure 14. LM2660 Voltage Inverter

#### 9.2.1.1 Design Requirements

The main application of LM2660 is to generate a negative supply voltage. The voltage inverter circuit uses only two external capacitors as shown in the Figure 14. The range of the input supply voltage is 1.5 V to 5.5 V. For a supply voltage less than 3.5V, the LV pin must be connected to ground to bypass the internal regulator circuitry. This gives the best performance in low voltage applications. If the supply voltage is greater than 3.5 V, LV may be connected to ground or left open. The choice of leaving LV open simplifies the direct substitution of the LM2660 for the LMC7660 Switched Capacitor Voltage Converter.

#### 9.2.1.2 Detailed Design Procedure

The output characteristics of this circuit can be approximated by an ideal voltage source in series with a resistor. The voltage source equals  $\neg(V+)$ . The output resistance  $R_{out}$  is a function of the ON resistance of the internal MOS switches, the oscillator frequency, and the capacitance and ESR of  $C_1$  and  $C_2$ . A good approximation is:

$$R_{out} \cong 2R_{SW} + \frac{2}{f_{osc} \times C_1} + 4ESR_{C1} + ESR_{C2}$$

where

High value, low ESR capacitors will reduce the output resistance. Instead of increasing the capacitance, the oscillator frequency can be increased to reduce the  $2/(f_{\rm osc} \times C_1)$  term. Once this term is trivial compared with  $R_{\rm SW}$  and ESRs, further increasing in oscillator frequency and capacitance will become ineffective.

The peak-to-peak output voltage ripple is determined by the oscillator frequency, and the capacitance and ESR of the output capacitor  $C_2$ :

$$V_{ripple} = \frac{I_L}{f_{osc} \times C_2} + 2 \times I_L \times ESR_{C2}$$
 (2)

Again, using a low ESR capacitor will result in lower ripple.



# **Typical Applications (continued)**

#### 9.2.1.2.1 Capacitor Selection

The output resistance and ripple voltage are dependent on the capacitance and ESR values of the external capacitors. The output voltage drop is the load current times the output resistance, and the power efficiency is

$$\eta = \frac{P_{out}}{P_{in}} = \frac{I_L^2 R_L}{I_I^2 R_I + I_I^2 R_{out} + I_O(V+)}$$

where

- I<sub>O</sub>(V+) is the quiescent power loss of the IC device, and
- I<sub>L</sub><sup>2</sup>R<sub>OUT</sub> is the conversion loss associated with the switch on-resistance, the two external capacitors and their ESRs.

Since the switching current charging and discharging  $C_1$  is approximately twice as the output current, the effect of the ESR of the pumping capacitor  $C_1$  is multiplied by four in the output resistance. The output capacitor  $C_2$  is charging and discharging at a current approximately equal to the output current, therefore, its ESR only counts once in the output resistance. However, the ESR of  $C_2$  directly affects the output voltage ripple. Therefore, low ESR capacitors (Table 2) are recommended for both capacitors to maximize efficiency, reduce the output voltage drop and voltage ripple. For convenience,  $C_1$  and  $C_2$  are usually chosen to be the same.

The output resistance varies with the oscillator frequency and the capacitors. In Figure 15, the output resistance vs. oscillator frequency curves are drawn for three different tantalum capacitors. At very low frequency range, capacitance plays the most important role in determining the output resistance. Once the frequency is increased to some point (such as 20 kHz for the 150  $\mu$ F capacitors), the output resistance is dominated by the ON resistance of the internal switches and the ESRs of the external capacitors. A low value, smaller size capacitor usually has a higher ESR compared with a bigger size capacitor of the same type. For lower ESR, use ceramic capacitors.




Figure 15. Output Source Resistance vs Oscillator Frequency

Table 2. Low ESR Capacitor Manufacturers

MANUFACTURER	CAPACITOR TYPE
Nichicon Corp.	PL, PF series, through-hole aluminum electrolytic
AVX Corp.	TPS series, surface-mount tantalum
Sprague	593D, 594D, 595D series, surface-mount tantalum
Sanyo	OS-CON series, through-hole aluminum electrolytic



#### 9.2.1.2.2 Paralleling Devices

Any number of LM2660s can be paralleled to reduce the output resistance. Each device must have its own pumping capacitor  $C_1$ , while only one output capacitor  $C_{out}$  is needed as shown in Figure 16. The composite output resistance is:

$$R_{out} = \frac{R_{out} \text{ of each LM2660}}{Number \text{ of Devices}}$$
(4)




Figure 16. Lowering Output Resistance By Paralleling Devices

#### 9.2.1.2.3 Cascading Devices

Cascading the LM2660s is an easy way to produce a greater negative voltage (as shown in Figure 17). If n is the integer representing the number of devices cascaded, the unloaded output voltage  $V_{out}$  is  $(-nV_{in})$ . The effective output resistance is equal to the weighted sum of each individual device:

$$R_{out} = nR_{out_{-1}} + \frac{n}{2}R_{out_{-2}} + \dots + R_{out_{-n}}$$
(5)

A three-stage cascade circuit shown in Figure 18 generates -3 V<sub>in</sub>, from V<sub>in</sub>.

Cascading is also possible when devices are operating in doubling mode. In Figure 19, two devices are cascaded to generate  $3 V_{in}$ .

An example of using the circuit in Figure 18 or Figure 19 is generating +15 V or −15 V from a +5 V input.

Note that, the number of n is practically limited since the increasing of n significantly reduces the efficiency and increases the output resistance and output voltage ripple.




Figure 17. Increasing Output Voltage by Cascading Devices






Figure 18. Generating −3V<sub>IN</sub> from +V<sub>IN</sub>




Figure 19. Generating +3V<sub>IN</sub> from +V<sub>IN</sub>

#### 9.2.1.2.4 Regulating Vout

It is possible to regulate the output of the LM2660 by use of a low dropout regulator (such as LP2951). The whole converter is depicted in Figure 20. This converter can give a regulated output from -1.5 V to -5.5 V by choosing the proper resistor ratio:

$$V_{out} = V_{ref} \left( 1 + \frac{R_1}{R_2} \right)$$

where

• 
$$V_{ref} = 1.235 \text{ V}$$
 (6)

The error flag on pin 5 of the LP2951 goes low when the regulated output at pin 4 drops by about 5%. The LP2951 can be shutdown by taking pin 3 high.




Figure 20. Combining LM2660 With LP2951 to Make a Negative Adjustable Regulator



Also, as shown in Figure 21 by operating LM2660 in voltage doubling mode and adding a linear regulator (such as LP2981) at the output, we can get +5 V output from an input as low as +3 V.





Figure 21. Generating +5 V from +3 V Input Voltage

#### 9.2.1.3 Application Curves



#### 9.2.2 Positive Voltage Doubler




Figure 24. LM2660 Voltage Doubler

#### 9.2.2.1 Design Requirements

The LM2660 can operate as a positive voltage doubler (as shown in the Figure 24). The doubling function is achieved by reversing some of the connections to the device. The input voltage is applied to the GND pin with an allowable voltage from 2.5 V to 5.5 V. The V+ pin is used as the output. The LV pin and OUT pin must be connected to ground. The OSC pin can not be driven by an external clock in this operation mode. The unloaded output voltage is twice of the input voltage and is not reduced by the diode D<sub>1</sub>'s forward drop.



#### 9.2.2.2 Detailed Design Procedure

The Schottky diode  $D_1$  is only needed for start-up. The internal oscillator circuit uses the V+ pin and the LV pin (connected to ground in the voltage doubler circuit) as its power rails. Voltage across V+ and LV must be larger than 1.5 V to insure the operation of the oscillator. During start-up,  $D_1$  is used to charge up the voltage at V+ pin to start the oscillator; also, it protects the device from turning-on its own parasitic diode and potentially latching-up. Therefore, the Schottky diode  $D_1$  should have enough current carrying capability to charge the output capacitor at start-up, as well as a low forward voltage to prevent the internal parasitic diode from turning-on. A Schottky diode like 1N5817 can be used for most applications. If the input voltage ramp is less than 10V/ms, a smaller Schottky diode like MBR0520LT1 can be used to reduce the circuit size.

#### 9.2.2.3 Application Curves

See Application Curves in the Voltage Inverter section.

# 10 Power Supply Recommendations

The LM2660 is designed to operate from as an inverter over an input voltage supply range between 1.5 V and 5.5 V when the LV pin is grounded. This input supply must be well regulated and capable to supply the required input current. If the input supply is located far from the LM2660 additional bulk capacitance may be required in addition to the ceramic bypass capacitors.



# 11 Layout

# 11.1 Layout Guidelines

The high switching frequency and large switching currents of the LM2660 make the choice of layout important. The following steps should be used as a reference to ensure the device is stable and maintains proper LED current regulation across its intended operating voltage and current range:

- Place C<sub>IN</sub> on the top layer (same layer as the LM2660) and as close to the device as possible. Connecting
  the input capacitor through short, wide traces to both the V+ and GND pins reduces the inductive voltage
  spikes that occur during switching which can corrupt the V+ line.
- Place C<sub>OUT</sub> on the top layer (same layer as the LM2660) and as close as possible to the OUT and GND pin.
  The returns for both C<sub>IN</sub> and C<sub>OUT</sub> should come together at one point, as close to the GND pin as possible.
  Connecting C<sub>OUT</sub> through short, wide traces reduce the series inductance on the OUT and GND pins that can corrupt the V<sub>OUT</sub> and GND lines and cause excessive noise in the device and surrounding circuitry.
- Place C<sub>1</sub> on the top layer (same layer as the LM2660) and as close to the device as possible. Connect the flying capacitor through short, wide traces to both the CAP+ and CAP- pins.

### 11.2 Layout Example




Figure 25. LM2660 Layout Example



# 12 Device and Documentation Support

### 12.1 Device Support

#### 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 12.2 Trademarks

All trademarks are the property of their respective owners.

# 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	_					(4)	(5)		
LM2660-MWC	Active	Production	WAFERSALE (YS)   0	1   NOT REQUIRED	-	Call TI	Level-1-NA-UNLIM	-40 to 85	
LM2660-MWC.A	Active	Production	WAFERSALE (YS)   0	1   NOT REQUIRED	-	Call TI	Level-1-NA-UNLIM	-40 to 85	
LM2660M/NOPB	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LM26 60M
LM2660M/NOPB.A	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LM26 60M
LM2660M/NOPB.B	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LM26 60M
LM2660MM/NOPB	Active	Production	VSSOP (DGK)   8	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	S01A
LM2660MM/NOPB.A	Active	Production	VSSOP (DGK)   8	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	S01A
LM2660MM/NOPB.B	Active	Production	VSSOP (DGK)   8	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	S01A
LM2660MX/NOPB	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LM26 60M
LM2660MX/NOPB.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LM26 60M
LM2660MX/NOPB.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LM26 60M

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 31-Jul-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2660MM/NOPB	VSSOP	DGK	8	1000	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM2660MX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

www.ti.com 31-Jul-2025




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2660MM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LM2660MX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 31-Jul-2025

# **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM2660M/NOPB	D	SOIC	8	95	495	8	4064	3.05
LM2660M/NOPB.A	D	SOIC	8	95	495	8	4064	3.05
LM2660M/NOPB.B	D	SOIC	8	95	495	8	4064	3.05



SMALL OUTLINE INTEGRATED CIRCUIT



# NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated