

# AS7C34096A-8TIN 512K X 8 BIT HIGH SPEED CMOS SRAM

## **REVISION HISTORY**

| Revision | <u>Description</u>  | Issue Date     |
|----------|---|----------------|
| Rev. 1.0 | Initial Issue   | July.12. 2012  |
| Rev. 1.1 | ."CE# $\ge$ V <sub>CC</sub> - 0.2V" revised as "CE# $\le$ 0.2" for TEST CONDITION of Average Operating Power supply Current lcc1 on page3   | July.19. 2012  |
| Rev.1.2  | Add "Green package available" on page 1   | Nov. 02. 2012  |
| Rev.1.3  | 1.Revise "TEST CONDITION" for VOH, VOL on page 3  loH = -8mA revised as -4mA  loL =4mA revised as 8mA  2. Revise VIH(max) & VIL(min) note on page 3  VIH(max) = VCC + 2.0V for pulse width less than 6ns.  VIL(min) = VSS - 2.0V for pulse width less than 6ns. | June. 04. 2013 |



# AS7C34096A-8TIN 512K X 8 BIT HIGH SPEED CMOS SRAM

### **FEATURES**

■ Fast access time: 8ns

Low power consumption:

Operating current: 50mA(TYP.) Standby current: 2mA(TYP.)

■ Single 3.3V power supply

■ All inputs and outputs TTL compatible

■ Fully static operation

■ Temperature range - Industrial -40°~85°C

■ Tri-state output

■ Green package/ROHS compliant (N)

■ Data retention voltage : 1.5V (MIN.)

■ Package: 44-pin 400 mil TSOP-II

### **GENERAL DESCRIPTION**


The AS7C34096A is a 4,194,304-bit high speed CMOS static random access memory organized as 524,288 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The AS7C34096A operates from a single power supply of 3.3V and all inputs and outputs are fully TTL compatible

### **PRODUCT FAMILY**

| Product       | Operating   | Voc Bango  | Spood | Power [            | Dissipation          |
|---------------|-------------|------------|-------|--------------------|----------------------|
| Family        | Temperature | Vcc Range  | Speed | Standby(IsB1,TYP.) | Operating(Icc1,TYP.) |
| AS7C34096A(I) | -40° ~ 85℃  | 3.0 ~ 3.6V | 8ns   | 2mA                | 50mA                 |

### **FUNCTIONAL BLOCK DIAGRAM**



#### PIN DESCRIPTION

| SYMBOL    | DESCRIPTION         |
|-----------|---------------------|
| A0 - A18  | Address Inputs      |
| DQ0 – DQ7 | Data Inputs/Outputs |
| CE#       | Chip Enable Inputs  |
| WE#       | Write Enable Input  |
| OE#       | Output Enable Input |
| Vcc       | Power Supply        |
| Vss       | Ground              |
| NC        | No Connection       |



AS7C34096A-8TIN 512K X 8 BIT HIGH SPEED CMOS SRAM

Rev. 1.3

## **PIN CONFIGURATION**

| 1    |    | <del></del>           |    | 1   |
|------|----|-----------------------|----|-----|
| NC   | 1  |                       | 44 | NC  |
| NC   | 2  |                       | 43 | NC  |
| A4 🖂 | 3  |                       | 42 | NC  |
| A3   | 4  |                       | 41 | A5  |
| A2   | 5  |                       | 40 | A6  |
| A1   | 6  |                       | 39 | A7  |
| A0   | 7  |                       | 38 | A8  |
| CE#  | 8  | $\triangleright$      | 37 | OE# |
| DQ0  | 9  | S                     | 36 | DQ7 |
| DQ1  | 10 | 888                   | 35 | DQ6 |
| Vcc  | 11 | <b>~~~</b>            | 34 | Vss |
| Vss  | 12 | $2 \diamond \diamond$ | 33 | Vcc |
| DQ2  | 13 | 34096,<br>XXX<br>XXX  | 32 | DQ5 |
| DQ3  | 14 | 96                    | 31 | DQ4 |
| WE#  | 15 | <b>S</b>              | 30 | A9  |
| A18  | 16 |                       | 29 | A10 |
| A17  | 17 |                       | 28 | A11 |
| A16  | 18 |                       | 27 | A12 |
| A15  | 19 |                       | 26 | A13 |
| A14  | 20 |                       | 25 | NC  |
| NC   | 21 |                       | 24 | NC  |
| NC   | 22 |                       | 23 | NC  |
| l    |    |                       |    | J   |

TSOP-II



# AS7C34096A-8TIN 512K X 8 BIT HIGH SPEED CMOS SRAM

### **ABSOLUTE MAXIMUM RATINGS\***

| PARAMETER                                | SYMBOL          | RATING             | UNIT       |
|--|-----------------|--------------------|------------|
| Voltage on Vcc relative to Vss           | V <sub>T1</sub> | -0.5 to 4.6        | V          |
| Voltage on any other pin relative to Vss | VT2             | -0.5 to Vcc+0.5    | V          |
| Operating Temperature                    | Та              | -40 to 85(I grade) | $^{\circ}$ |
| Storage Temperature                      | Тѕтс            | -65 to 150         | °C         |
| Power Dissipation                        | PD              | 1                  | W          |
| DC Output Current                        | Іоит            | 50                 | mA         |

<sup>\*</sup>Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

### **TRUTH TABLE**

| MODE           | CE# | OE# | WE# | I/O OPERATION | SUPPLY CURRENT |
|----------------|-----|-----|-----|---------------|----------------|
| Standby        | Н   | Х   | X   | High-Z        | ISB,ISB1       |
| Output Disable | L   | Н   | Н   | High-Z        | Icc,Icc1       |
| Read           | L   | L   | Н   | Dout          | Icc,Icc1       |
| Write          | L   | Х   | L   | Din           | Icc,Icc1       |

Note: H = VIH, L = VIL, X = Don't care.

## DC ELECTRICAL CHARACTERISTICS

| PARAMETER                                 | SYMBOL             | TEST CONDITION   |     | MIN.  | TYP. *4 | MAX.                 | UNIT |
|---|--------------------|--|-----|-------|---------|----------------------|------|
| Supply Voltage                            | Vcc                |  | -8  | 3.0   | 3.3     | 3.6                  | V    |
| Input High Voltage                        | V <sub>IH</sub> *1 |  |     | 2.2   | -       | V <sub>CC</sub> +0.3 | V    |
| Input Low Voltage                         | V <sub>IL</sub> *2 |  |     | - 0.3 | -       | 0.8                  | V    |
| Input Leakage Current                     | ILI                | V <sub>CC</sub> ≧ V <sub>IN</sub> ≧ V <sub>SS</sub>  |     | - 1   | -       | 1                    | μA   |
| Output Leakage<br>Current                 | ILO                | Vcc ≧ Vouт ≧ Vss,<br>Output Disabled   |     | - 1   | -       | 1                    | μΑ   |
| Output High Voltage                       | Vон                | I <sub>OH</sub> = -4mA   |     | 2.4   | -       | -                    | V    |
| Output Low Voltage                        | Vol                | I <sub>OL</sub> = 8mA  |     | -     | 1       | 0.4                  | V    |
| Average Operating Power supply Current    | Icc                | Cycle time = Min.<br>CE# = V <sub>IL</sub> , I <sub>I/O</sub> = 0mA,<br>Others at V <sub>IL</sub> or V <sub>IH</sub> | -8  | -     | 65      | 80                   | mA   |
| Average Operating<br>Power supply Current | Icc <sub>1</sub>   | CE# $\leq$ 0.2,<br>Others at 0.2V or Vcc-0.2V<br>I <sub>I/O</sub> = 0mA;f=max  | -8  | -     | 50      | 60                   | mA   |
| Standby Power                             | IsB                | CE# =V <sub>IH</sub> , Others at V <sub>IL</sub> or V  | VIH | -     | -       | 30                   | mA   |
| Supply Current                            | I <sub>SB1</sub>   | CE# $\geq$ V <sub>CC</sub> - 0.2V,<br>Others at 0.2V or V <sub>CC</sub> - 0.2V                                       |     | -     | 2       | 10                   | mA   |

#### Notes:

- 1. ViH(max) = Vcc + 2.0V for pulse width less than 6ns.
- 2. V<sub>IL</sub>(min) = V<sub>SS</sub> 2.0V for pulse width less than 6ns.
- 3. Over/Undershoot specifications are characterized on engineering evaluation stage, not for mass production test.
- 4. Typical values are included for reference only and are not guaranteed or tested. Typical valued are measured at V<sub>CC</sub> = V<sub>CC</sub>(TYP.) and T<sub>A</sub> = 25°C



# AS7C34096A-8TIN 512K X 8 BIT HIGH SPEED CMOS SRAM

### CAPACITANCE (TA = 25°C, f = 1.0MHz)

| PARAMETER                | SYMBOL | MIN. | MAX | UNIT |
|--------------------------|--------|------|-----|------|
| Input Capacitance        | Cin    | -    | 8   | pF   |
| Input/Output Capacitance | CI/O   | -    | 10  | pF   |

Note: These parameters are guaranteed by device characterization, but not production tested.

### **AC TEST CONDITIONS**

| Speed                                    | 8ns  |
|--|--|
| Input Pulse Levels                       | 0.2V to Vcc - 0.2V                               |
| Input Rise and Fall Times                | 3ns  |
| Input and Output Timing Reference Levels | 1.5V   |
| Output Load                              | $C_L = 30pF + 1TTL$ , $I_{OH}/I_{OL} = -4mA/8mA$ |

## **AC ELECTRICAL CHARACTERISTICS**

### (1) READ CYCLE

| ( )                                |              |        |         |      |  |
|------------------------------------|--------------|--------|---------|------|--|
| PARAMETER                          | SYM.         | AS7C34 | 1096A-8 | UNIT |  |
| PANAMETEN                          | STW.         | MIN.   | MAX.    | ONIT |  |
| Read Cycle Time                    | trc          | 8      | -       | ns   |  |
| Address Access Time                | <b>t</b> AA  | -      | 8       | ns   |  |
| Chip Enable Access Time            | <b>t</b> ACE | -      | 8       | ns   |  |
| Output Enable Access Time          | toe          | -      | 4.5     | ns   |  |
| Chip Enable to Output in Low-Z     | tclz*        | 2      | -       | ns   |  |
| Output Enable to Output in Low-Z   | tolz*        | 0      | -       | ns   |  |
| Chip Disable to Output in High-Z   | tcHz*        | -      | 3       | ns   |  |
| Output Disable to Output in High-Z | tonz*        | -      | 3       | ns   |  |
| Output Hold from Address Change    | tон          | 2      | -       | ns   |  |

### (2) WRITE CYCLE

| PARAMETER                        | SYM.  | AS7C34 | 1096A-8 | UNIT |
|----------------------------------|-------|--------|---------|------|
| PARAMETER                        | STW.  | MIN.   | MAX.    | ONT  |
| Write Cycle Time                 | twc   | 8      | -       | ns   |
| Address Valid to End of Write    | taw   | 6.5    | -       | ns   |
| Chip Enable to End of Write      | tcw   | 6.5    | -       | ns   |
| Address Set-up Time              | tas   | 0      | -       | ns   |
| Write Pulse Width                | twp   | 6.5    | -       | ns   |
| Write Recovery Time              | twr   | 0      | -       | ns   |
| Data to Write Time Overlap       | tow   | 5      | -       | ns   |
| Data Hold from End of Write Time | tон   | 0      | -       | ns   |
| Output Active from End of Write  | tow*  | 2      | -       | ns   |
| Write to Output in High-Z        | twnz* | -      | 3       | ns   |


<sup>\*</sup>These parameters are guaranteed by device characterization, but not production tested.




# AS7C34096A-8TIN 512K X 8 BIT HIGH SPEED CMOS SRAM

### **TIMING WAVEFORMS**

### READ CYCLE 1 (Address Controlled) (1,2)



## READ CYCLE 2 (CE# and OE# Controlled) (1,3,4,5)




#### Notes:

- 1.WE# is high for read cycle.
- 2.Device is continuously selected OE# = low, CE# = low.
- 3.Address must be valid prior to or coincident with CE# = low,; otherwise tAA is the limiting parameter.
- 4.tclz, tolz, tchz and tohz are specified with CL = 5pF. Transition is measured ±500mV from steady state.
- 5.At any given temperature and voltage condition, tcHz is less than tcLz, toHz is less than toLz.




# AS7C34096A-8TIN 512K X 8 BIT HIGH SPEED CMOS SRAM

#### WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)



### WRITE CYCLE 2 (CE# Controlled) (1,2,5,6)



#### Notes:

- 1.WE#, CE# must be high during all address transitions.
- 2.A write occurs during the overlap of a low CE#, low WE#.
- 3.During a WE# controlled write cycle with OE# low, twp must be greater than twHz + tpw to allow the drivers to turn off and data to be placed on the bus.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
  5. If the CE# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
- 6.tow and twHz are specified with C<sub>L</sub> = 5pF. Transition is measured ±500mV from steady state.



# AS7C34096A-8TIN 512K X 8 BIT HIGH SPEED CMOS SRAM


Rev. 1.3

### **DATA RETENTION CHARACTERISTICS**

| PARAMETER                              | SYMBOL          | TEST CONDITION   | MIN.             | TYP. | MAX. | UNIT |
|--|-----------------|--|------------------|------|------|------|
| Vcc for Data Retention                 | V <sub>DR</sub> | CE# ≧ V <sub>CC</sub> - 0.2V                                   | 1.5              | -    | 3.6  | V    |
| Data Retention Current                 | ldr             | Vcc = 1.5V<br>CE# ≧ Vcc - 0.2V<br>Others at 0.2V or Vcc – 0.2V | -                | 2    | 10   | mA   |
| Chip Disable to Data<br>Retention Time | tcdr            | See Data Retention<br>Waveforms (below)                        | 0                | -    | -    | ns   |
| Recovery Time                          | t <sub>R</sub>  |  | t <sub>RC∗</sub> | -    | -    | ns   |

t<sub>RC\*</sub> = Read Cycle Time

### **DATA RETENTION WAVEFORM**



7





AS7C34096A-8TIN 512K X 8 BIT HIGH SPEED CMOS SRAM


Rev. 1.3


## **PACKAGE OUTLINE DIMENSION**

### 44-pin 400mil TSOP-II Package Outline Dimension









| SYMBOLS | DIMENSIONS IN MILLMETERS |        |        | DIMENSIONS IN MILS |      |      |
|---------|--------------------------|--------|--------|--------------------|------|------|
|         | MIN.                     | NOM.   | MAX.   | MIN.               | NOM. | MAX. |
| Α       | -                        | -      | 1.20   | -                  | -    | 47.2 |
| A1      | 0.05                     | 0.10   | 0.15   | 2.0                | 3.9  | 5.9  |
| A2      | 0.95                     | 1.00   | 1.05   | 37.4               | 39.4 | 41.3 |
| b       | 0.30                     | -      | 0.45   | 11.8               | -    | 17.7 |
| С       | 0.12                     | -      | 0.21   | 4.7                | -    | 8.3  |
| D       | 18.212                   | 18.415 | 18.618 | 717                | 725  | 733  |
| E       | 11.506                   | 11.760 | 12.014 | 453                | 463  | 473  |
| E1      | 9.957                    | 10.160 | 10.363 | 392                | 400  | 408  |
| е       | -                        | 0.800  | -      | -                  | 31.5 | -    |
| L       | 0.40                     | 0.50   | 0.60   | 15.7               | 19.7 | 23.6 |
| ZD      | -                        | 0.805  | -      | -                  | 31.7 | -    |
| У       | -                        | -      | 0.076  | -                  | -    | 3    |
| θ       | 0°                       | 3°     | 6°     | 0°                 | 3°   | 6°   |



# AS7C34096A-8TIN 512K X 8 BIT HIGH SPEED CMOS SRAM

## **ORDERING INFORMATION**

| Package Type  | Access Time | Temperature | Packing   | Alliance Memory   |
|---------------|-------------|-------------|-----------|-------------------|
|               | (Speed)(ns) | Range(°C)   | Type      | Part No.          |
| 44Pin(400mil) | 8           | -40°C~85°C  | Tray      | AS7C34096A-8TIN   |
| TSOP-II       |             |             | Tape Reel | AS7C34096A-8TINTR |



Copyright © Alliance Memory All Rights Reserved Part Number: AS7C34096A Document Version: v. 1.3

© Copyright 2003 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.



# AS7C34096A-8TIN 512K X 8 BIT HIGH SPEED CMOS SRAM

THIS PAGE IS LEFT BLANK INTENTIONALLY.