

### **Digital Video Encorders**

# Video bus interface



BU9969KN No.09067EAT02

### Description

BU9969KN is a digital video encoder IC for NTSC/PAL (ITU-R BT.601,ITU-R BT.656).

It allows captured images (e.g. downloaded or on mobile phones) to be viewed on a TV monitor. In addition, a digital filter is built in for high image quality, and both multifunction and simple types are available for greater compatibility.

#### Features

- Video Format
  - NTSC-M
  - · PAL-B/D/G/H/I
- Bus Interface

• 656 input mode YCbCr 8 bit (included in EAV, SAV)

• 601 input mode YCbCr 16 bit or RGB 16 bit ( with Hsync, Vsync input )

Input Data Format

• YCbCr 4:2:2 (656 mode or 601 mode)

• RGB R: 5bit, G: 6bit, B: 5bit (601 mode)

- Input Range
  - YCbCr:

1) Y: 16-235, CbCr: 16-240 SCALE\_M\* = "1"

2) YCbCr : 1-254 SCALE\_M\* = "0" (601 mode)

\*SCALE\_M is 1st bit of Sub-Address x' 04.

- RGB: R, B: 0 31, G: 0 63
- NTSC/PAL Standard Video Output Support
- Trap Filter Built In
- x4 System Clock Over Sampling Function Built In
- 10-bit Video DAC Built In
- PLL Built In
- 2-Wire Serial Interface
- 2 Supply Voltage Operation: (DVDD = PVDD = 1.8V : Typ, IOVDD = AVDD = 3.0V : Typ)
- Package: VQFN36

#### Application

Cell Phone

### • Absolute Maximum Ratings

Table.1 Absolute Maximum Ratings

| Item                              | Symbol | Rating       | Unit |
|-----------------------------------|--------|--------------|------|
| [1.8V Power Source System]        |        |              |      |
| Digital Core Power Source Voltage | DVDD   | -0.2 to 2.5  | V    |
| PLL Power Source Voltage          | PVDD   |              |      |
| [3.0V Power Source System]        |        |              |      |
| Digital I/O power source voltage  | IOVDD  | -0.2 to 4.5  | V    |
| DAC Power Source Voltage          | AVDD   |              |      |
| Power Dissipation1                | Pd1    | 450 (Note.1) | mW   |
| Power Dissipation2                | Pd2    | 700 (Note.2) | mW   |
| Storage temperature range         | Tstg   | −25 to 125   | °C   |

Note 1 : When not mounted on any board at  $Ta = 25^{\circ}C$ .

Note 2: When mounted on 50mm\*58mm\*1.6mm glass epoxy board. In the case to use at Ta = 25°C or higher, 11.3 mW should be decreased per 1°C. This value is an actually measured value, and not a guaranteed value.

### •Recommended Operation Range

Table.2 Recommended Operation Range

| Item                              | Symbol | Range          | Unit |
|-----------------------------------|--------|----------------|------|
| [1.8V Power Source System]        |        |                |      |
| Digital Core Power Source Voltage | DVDD   | 1.80 ± 0.1     | ٧    |
| PLL Power Source Voltage          | PVDD   |                |      |
| [3.0V Power Source System]        |        |                |      |
| Digital I/O power source voltage* | IOVDD  | $3.00 \pm 0.3$ | ٧    |
| DAC Power Source Voltage          | AVDD   |                |      |
| Operation temperature range       | Topr   | -20 to 70      | °C   |

<sup>\*</sup>Connect the pull-up resistance of the serial interface to the digital I/O power source voltage.

This procedure is same, when stopping to supply the power source.

<sup>\*</sup>Supply the power source voltage to all power source pins within 100  $\,\mu$  sec.

### •Recommended Operating Conditions

Table.3 Recommended Operating Conditions

(Unless otherwise specified Ta=25°C, DVDD=PVDD=1.8V, IOVDD=AVDD=3.0V, GND=0V)

| Item                           | Symbol            | Min  | Тур  | Max | Unit | Condition                 |
|--------------------------------|-------------------|------|------|-----|------|---------------------------|
| ⟨Image data interface⟩         |                   |      |      |     |      |                           |
| SYSCLK frequency 1             | fsysclk1          | _    | 27   | _   | MHz  | 656 input mode            |
| SYSCLK frequency 2             | fsysclk2          | ı    | 13.5 | _   | MHz  | 601 input mode            |
| SYSCLK frequency deviation 1   | dfsysclk1         | -100 | _    | 100 | ppm  | 27MHz at 656 input mode   |
| SYSCLK frequency deviation 2   | dfsysclk2         | -100 | _    | 100 | ppm  | 13.5MHz at 601 input mode |
| SYSCLK rise time               | t2r               | ı    | _    | 5   | ns   | *1                        |
| SYSCLK fall time               | t2f               | ı    | _    | 5   | ns   | *1                        |
| SYSCLK duty                    | dutysclk          | 45   | _    | 55  | %    | *1                        |
| <serial interface=""></serial> |                   |      |      |     |      |                           |
| SCLK frequency                 | f <sub>SCLK</sub> | ı    | _    | 400 | kHz  |                           |
| SCLK rise time                 | t1sr              | ı    | _    | 300 | ns   | *1                        |
| SCLK fall time                 | t1sf              | ı    | _    | 300 | ns   | *1                        |
| SDI rise time                  | t1dr              | -    | _    | 300 | ns   | *1                        |
| SDI fall time                  | t1df              | -    | _    | 300 | ns   | *1                        |
| SCLK "L" pulse width           | t1wl              | 1.3  | _    | _   | us   | *1                        |
| SCLK "H" pulse width           | t1wh              | 0.6  | _    | _   | us   | *1                        |

<sup>\*1</sup> Refer to Fig.5 the serial interface-timing chart on page 9.

### •Electric Characteristics 1

Table 4.1 Electric Characteristics 1

(Unless otherwise specified Ta=25°C, DVDD=PVDD=1.8V, IOVDD=AVDD=3.0V, GND=0V)

| Item   | Symbol | Min | Тур | Max | Unit | Condition |
|--|--------|-----|-----|-----|------|-----------|
| <pre><image data="" interface=""/></pre>                     |        |     |     |     |      |           |
| Data setup time  | t2sd   | 5   | _   | ı   | ns   | *1        |
| Data hold time   | t2hd   | 8   | _   | ı   | ns   | *1        |
| HS, VS setup time  | t2sc   | 5   | _   | ı   | ns   | *1        |
| HS, VS hold time   | t2hc   | 8   | _   | ı   | ns   | *1        |
| <serial interface=""></serial>                               |        |     |     |     |      |           |
| Data hold time   | t1h    | 0   | _   | 0.9 | us   | *2        |
| Data setup time  | t1s    | 100 | _   | ı   | ns   | *2        |
| Hold time (START)  | t1hSTA | 0.6 | _   | ı   | us   | *2        |
| Setup time (STOP)  | t1sST0 | 0.6 | _   | -   | us   | *2        |
| Setup time (START)   | t1sSTA | 0.6 | _   | ı   | us   | *2        |
| Bus free time Between "STOP" condition and "START" condition | tBUF   | 1.3 | -   | -   | us   | *2        |

<sup>\*1</sup> Refer to Fig.3., the image data and synchronous signal-timing chart on page 8.

<sup>\*2</sup> Refer to Fig.5., the serial interface timing chart on page 9.

### • Electric Characteristics 2

Table 4.2 Electric Characteristics 2

(Unless otherwise specified Ta=25°C, DVDD=PVDD=1.8V, IOVDD=AVDD=3.0V, GND=0V)

| Item   | Symbol                    | Min   | Тур | Max   | Unit | Condition  |
|--|---------------------------|-------|-----|-------|------|------------|
| <video digital="" encoder="" p="" portion<=""></video> | >                         |       |     |       |      |            |
| Digital core dynamic current                           | IDDCO                     | ı     | 20  | 50    | mA   | *1         |
| Digital I/O dynamic current                            | IDDIO                     | ı     | 0.5 | 10.0  | mA   |            |
| Digital core static current                            | ISTDCO                    | 1     | 1.5 | 8     | uA   | *2         |
| Digital I/O static current                             | ISTDIO                    | ı     | 0.5 | 2     | uA   | *3         |
| "H" input voltage                                      | $V_{IH}$                  | IOVDD | _   | IOVDD | ٧    | *4         |
|  |                           | *0.8  |     | +0.2  |      |            |
| "L" input voltage                                      | $V_{IL}$                  | -0.2  | _   | IOVDD | V    | *4         |
|  |                           |       |     | *0.2  |      |            |
| L input leak current 1                                 | $\mathbf{I}_{ILL1}$       | -10   | -   | 10    | uA   | *5         |
| L input leak current 2                                 | I <sub>ILL2</sub>         |       |     |       |      |            |
| H input leak current 1                                 | $\mathbf{I}_{IHL}$        | -10   | -   | 10    | uA   | *6         |
| H input leak current 2                                 | $\mathbf{I}_{\text{IHT}}$ | 10    | -   | 500   | uA   | *7         |
| SDI "L" output voltage                                 | V <sub>oL</sub>           | 0     | _   | 0.5   | V    | *8 IOL=2mA |

- \*1 Internal Color Bar output mode at 27MHz operation.
- \*2 RESETB = Low
- \*3 RESETB = Low and All inputs pins = Low
- \*4 The following pins are applied. SYSCLK, DATA[15:0], HS, VS, TEST[3:0], SCLK and SDI.
- \*5 The following pins are set to "Low". SYSCLK, DATA[15:0], HS, VS, TEST[3:0], SCLK and SDI.
- \*6 The following pins are set to "High (IOVDD)". SYSCLK, DATA[15:0], HS, VS, SCLK and SDI.
- \*7 The following pins are set to "High (IOVDD)". TEST [3:0]
- \*8 The SDI pin is applied.

### • Electric Characteristics 3

Table 4.3 Electric Characteristics 3

(Unless otherwise specified Ta=25°C, DVDD=PVDD=1.8V, IOVDD=AVDD=3.0V, GND=0V)

| Item                              | Symbol   | Min | Тур  | Max   | Unit | Condition   |
|-----------------------------------|----------|-----|------|-------|------|---|
| <video dac="" portion=""></video> |          |     |      |       |      |   |
| Video DAC resolution              | RES      | -   | -    | 10    | bit  |   |
| Video DAC dynamic current         | IDDV     | -   | 40   | 55    | mA   | $R_L=37.5 \Omega$ , $R_{IREF}=1.2k\Omega$ *1        |
| Video DAC static current          | ISTV     | -   | 1    | 5     | uA   | RESETB=L *2   |
| Integral linearity error          | INL      | -   | ±8.0 | ±15.0 | LSB  | $R_L=37.5 \Omega$ , $R_{IREF}=1.2k \Omega$ *1       |
| Differential linearity error      | DNL      | -   | ±1.0 | ±4.0  | LSB  | $R_L$ =37.5 $\Omega$ , $R_{IREF}$ =1.2k $\Omega$ *1 |
| Full scale voltage                | $V_{FS}$ | 1.1 | 1.25 | 1.4   | ٧    | $R_L=37.5 \Omega$ , $R_{IREF}=1.2k\Omega$ *1        |
| <pll portion=""></pll>            |          |     |      |       |      |   |
| PLL dynamic current               | IDDP     | -   | 1    | 2.5   | mA   | SYSCLK=27MHz input                                  |
| PLL static current                | ISTP     | _   | 1    | 5     | uA   | *2  |

<sup>\*1</sup>  $R_L$ =37.5  $\Omega$  shows the value at measurement.

<sup>\*2</sup> Set the RESETB or  $1^{\rm st}$  bit of register PWD\_M to "Low".

### •Block Diagram




Fig.1. BU9969KN Block Diagram

### •Terminal Functions




Fig 2. BU9969KN Terminal Layout

### •Terminal Functions

Table 5. BU9969KN Terminal Functions

|              |           |                                      | Description of terminals             |                            | I/O          |  |
|--------------|-----------|--------------------------------------|--------------------------------------|----------------------------|--------------|--|
| Terminal No. | Terminal  | RGB input YCbCr input YCbCr input    |                                      |                            |              |  |
|              | name      | (601 input mode)                     | (601 input mode)                     | (656 input mode)           | *1           |  |
| 1            | DATA [0]  | R[0] data                            | Y[0] data                            | YCbCr[0] data              | I            |  |
| 2            | DATA [1]  | R[1] data                            | Y[1] data                            | YCbCr[1] data              | I            |  |
| 3            | DATA [2]  | R[2] data                            | Y[2] data                            | YCbCr[2] data              | I            |  |
| 4            | DATA [3]  | R[3] data                            | Y[3] data                            | YCbCr[3] data              | I            |  |
| 5            | DATA [4]  | R[4] data                            | Y[4] data                            | YCbCr[4] data              | I            |  |
| 6            | DATA [5]  | G[0] data                            | Y[5] data                            | YCbCr[5] data              | I            |  |
| 7            | DATA [6]  | G[1] data                            | Y[6] data                            | YCbCr[6] data              | I            |  |
| 8            | DATA [7]  | G[2] data                            | Y[7] data                            | YCbCr[7] data              | I            |  |
| 9            | DATA [8]  | G[3] data                            | CbCr[0] data                         | Connected to GND           | I            |  |
| 10           | DATA [9]  | G[4] data                            | CbCr[1] data                         | Connected to GND           | I            |  |
| 11           | DATA [10] | G[5] data                            | CbCr[2] data                         | Connected to GND           | I            |  |
| 12           | DATA [11] | B[0] data                            | CbCr[3] data                         | Connected to GND           | I            |  |
| 13           | DATA [12] | B[1] data                            | CbCr[4] data                         | Connected to GND           | I            |  |
| 14           | DATA [13] | B[2] data                            | CbCr[5] data                         | Connected to GND           | I            |  |
| 15           | SYSCLK    | System clock (Image dat              |                                      |                            | I(S)         |  |
| 16           | DVDD      | Digital core power sourc             |                                      |                            |              |  |
| 17           | DATA [14] | B[3] data                            | CbCr[6] data                         | Connected to GND           | P<br>I       |  |
| 18           | DATA [15] | B[4] data                            | CbCr[7] data                         | Connected to GND           | I            |  |
| 19           | HS        |                                      |                                      | only at 16-bit input mode) | I(S)         |  |
| 20           | VS        | -                                    | nal input (To be used onl            |                            | I(S)         |  |
| 21           | GND       | -                                    | ce and Digital core power            |                            | G            |  |
| 22           | IOVDD     | I/O power source                     | <u> </u>                             |                            | Р            |  |
| 23           | N.C.      | Non Connection                       |                                      |                            | _            |  |
| 24           | GND       | GND for Analog power source          |                                      |                            |              |  |
| 25           | IREF      | DAC reference current s              |                                      |                            | 0            |  |
| 26           | AVDD      | Analog power source                  |                                      |                            | Р            |  |
| 27           | VOUT      | Composite signal output              |                                      |                            | 0            |  |
| 28           | TEST0     |                                      | Test terminal. It connects with GND. |                            |              |  |
| 29           | TEST1     | Test terminal. It connects with GND. |                                      |                            |              |  |
| 30           | TEST2     | Test terminal. It connects with GND. |                                      |                            |              |  |
| 31           | TEST3     | Test terminal. It connects with GND. |                                      |                            |              |  |
|              |           |                                      |                                      |                            |              |  |
| 32           | SDI       | Serial data input                    |                                      |                            | I(S)/O<br>*2 |  |
| 33           | SCLK      | Serial clock input                   |                                      |                            |              |  |
| 34           | GND       | GND for PLL power soul               | ·                                    |                            |              |  |
| 35           | PVDD      | PLL power source                     |                                      |                            | Р            |  |
| 36           | RESETB    | Reset input (L: reset)               |                                      |                            | I(S)         |  |

<sup>\*1</sup> ABBR:

I(S): input I/O with schmitt, I(PD): input I/O with Pull Up register, O: output, P: power source, G: ground.


<sup>\*2</sup> At reset mode, the bidirectional I/O pin is set to the input mode.

### •Terminal Equivalent Circuit


Table 6. Terminal Equivalent Circuit

| Terminal name                        | Equivalent circuit diagram | Terminal name | Equivalent circuit diagram |
|--------------------------------------|----------------------------|---------------|----------------------------|
| DATA[15:0]                           | PAD W GND                  | IREF          | AVDD PAD PAD GND           |
| SYSCLK<br>SCLK<br>VS<br>HS<br>RESETB | PAD W GND                  | VOUT          | AVDD PAD Signature  GND    |
| SDI                                  | PAD W GND                  | DVDD<br>PVDD  | PAD PAD GND                |
| TEST0<br>TEST1<br>TEST2<br>TEST3     | PAD SND GND                | IOVDD<br>AVDD | PAD  A  GND                |
|                                      |                            | GND           | IOVDD AVDD DVDD PVDD       |

### •Input Timing Chart



Data latched by the rising edge of SYSCLK




Data latched by the falling edge of SYSCLK


Fig.3. Image data and synchronous signal timing chart

It can be controlled by 3<sup>rd</sup> bit of register SYCPOL\_M that is latched by the rising or falling of SYSCLK.

#### Serial Interface Format

The slave address of the device is E0h.






Write / read sequence

S = start bit P = stop bit A(S) = acknowledge by slave A(M) = acknowledge by master  $\overline{\underline{A}}(S)$  = no acknowledge by slave  $\overline{A}(M)$  = no acknowledge by master

Fig.4. Serial Interface Format

#### •Serial Interface Timing



t1s: DATA set-up time

t1h: DATA hold time

t1wl: SCLK "L" pulse width

t1wh: SCLK "H" pulse width

t1hSTA: Hold time START condition


t1sSTA: Set-up time for a repeated START condition

t1sSTO: Set-up time for STOP condition

\*Please change the SDA after SCLK is stabilized in Low except the condition "START" and "STOP".

Fig.5. Serial Interface Timing Diagram

### •Application circuit diagram 1



656 input mode

Fig.6. Application Circuit Diagram Example


\*1 Use 75  $\Omega$  resister and 1.2k  $\Omega$  resister with precision  $\pm 1\%$ .

### Application example

The application circuit is recommended for use. Make sure to confirm the adequacy of the characteristics.

When using the circuit with changes to the external circuit constants, make sure to leave an adequate margin for external components including static and transitional characteristics as well as dispersion of the IC.

### •Application circuit diagram 2



601 input mode

Fig.7. Application Circuit Diagram Example

\*1 Use 75  $\Omega$  resister and 1.2k  $\Omega$  resister with precision  $\pm 1\%$ .


#### Application example

The application circuit is recommended for use. Make sure to confirm the adequacy of the characteristics.

When using the circuit with changes to the external circuit constants, make sure to leave an adequate margin for external components including static and transitional characteristics as well as dispersion of the IC.

<u>www.rohm.com</u> 11/13 2009.05 - Rev.A

### •External Dimensional Drawing




(Note) It must not be mounted at the dotted line part.


Figure number: EX346-5001-3


Fig.8. BU9969KN External Dimensional Drawing

### •Ordering part number



### VQFN36





#### Notes

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.



Thank you for your accessing to ROHM product informations.

More detail product informations and catalogs are available, please contact us.

## ROHM Customer Support System

http://www.rohm.com/contact/