

**SEARCHSITE**

Keyword Search

**Toshiba TMP94C241BF****1. OUTLINE AND DEVICE CHARACTERISTICS****2. PIN ASSIGNMENT AND FUNCTIONS****2.1 Pin Assignment (TOP VIEW)****2.2 Pin Names and Functions****3. OPERATION****3.1 CPU****3.1.1 CPU OUTLINE****3.1.2 Reset Operation****3.1.3 Data bus size after reset release****3.1.4 Setting of TEST0,1****3.2 Memory Map****3.3 Interrupts****3.3.1 General-Purpose Interrupt Processing****3.3.2 Micro DMA****3.3.3 Interrupt Controller Operation****3.4 Standby Function****3.5 Functions of Ports****3.5.1 Port 0 (P00 to P07 / D0 to D7)****3.5.2 Port 1 (P10 to P17 / D8 to D15)****3.5.3 Port 2 (P20 to P27 / D16 to D23)****3.5.4 Port 3 (P30 to P37 / D24 to D31)****3.5.5 Port 4 (P40 to P47 / A0 to A7)****3.5.6 Port 5 (P50 to P57 / A8 to A15)****3.5.7 Port 6 (P60 to P67 / A16 to A23)****3.5.8 Port 7 (P70 to P76)****Email us your
Technical Questions**

© 2001 Toshiba America
Electronic Components, Inc.
All rights reserved.

[Legal](#)

3.5.9 Port 8 (P80 to P86)

3.5.10 Port A (PA0 to PA4)

3.5.11 Port B (PB0 to PB4)

3.5.12 Port C (PC0 to PC4)

3.5.13 Port D (PD0 to PD6)

3.5.14 Port E (PE0 to PE6)

3.5.15 Port F (PF0 to PF6)

3.5.16 Port G (PG0 to PG7)

3.5.17 Port H (PH0 to PH4)

3.5.18 Port Z (PZ0 to PZ7)

3.6 Memory Controller

3.6.1 Functions

3.6.2 Control register and Operation after reset release

3.6.3 Basic functions and Register Setting

3.6.4 ROM Control (Page Mode)

3.6.5 List of Registers

3.6.6 Cautions

3.7 DRAM Controller

3.8 8-bit Timers

3.9 16-bit Timers

3.10 Serial Channel

3.10.1 Control Registers

3.10.2 Configuration

3.10.3 Operation

3.11 Analog / Digital Converter

3.11.1 Operation

3.12 8-bit Voltage Output-Type D/A Converter

3.12.1 Operation

3.13 Watchdog Timer (Runaway Detecting Timer)

3.13.1 Configuration

3.13.2 Control Registers

3.13.3 Operation

4.1 Absolute Maximum

4.2 DC Electrical Characteristics

4.3 AC Electrical Characteristics

4.3.1 Basic Bus Cycle

4.3.2 Page ROM Read Cycle

4.3.3 DRAM Bus cycle

4.4 Event Counter (TI4, TI5, TI6, TI7, TI8, TI9, TIA, TIB)

4.5 Serial Channel Timing

4.6 10-bit A/D Conversion Characteristics

4.7 8-bit D/A Conversion Characteristics

4.8 Interrupt Operation

4.9 Bus Request / Bus Acknowledge Timing

5. TABLE OF SPECIAL FUNCTION REGISTERS (SFRs)

(1) I/O Port

(2) Timer

(3) Watchdog Timer

(4) Clock Control

(5) Serial Channels

(6) A/D Converter

(7) D/A Converter

(8) Interrupt Control

(9) Memory Controller

(10) DRAM Controller