

December 2007
UniFET<sup>TM</sup>

### FDD5N50F

# N-Channel MOSFET, FRFET 500V, 3.5A, 1.55 $\Omega$

### **Features**


- $R_{DS(on)}$  = 1.25 $\Omega$  ( Typ.)@  $V_{GS}$  = 10V,  $I_D$  = 1.75A
- Low gate charge (Typ. 11nC)
- Low C<sub>rss</sub> ( Typ. 5pF)
- · Fast switching
- · 100% avalanche tested
- · Improved dv/dt capability
- · RoHS compliant




### **Description**

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pluse in the avalanche and commutation mode. These devices are well suited for high efficient switched mode power suppliesand active power factor-correction.





### MOSFET Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted\*

Symbol		Parameter		Ratings	Units
$V_{DSS}$	Drain to Source Voltage			500	V
$V_{GSS}$	Gate to Source Voltage			±30	V
	Drain Current	-Continuous (T <sub>C</sub> = 25°C)		3.5	А
'D	Drain Current	-Continuous (T <sub>C</sub> = 100°C)		2.1	A
I <sub>DM</sub>	Drain Current	- Pulsed	(Note 1)	14	Α
E <sub>AS</sub>	Single Pulsed Avalanche Ene	ergy	(Note 2)	257	mJ
I <sub>AR</sub>	Avalanche Current		(Note 1)	3.5	Α
E <sub>AR</sub>	Repetitive Avalanche Energy	,	(Note 1)	4	mJ
dv/dt	Peak Diode Recovery dv/dt		(Note 3)	4.5	V/ns
В	Dawas Dissipation	(T <sub>C</sub> = 25°C)		40	W
$P_{D}$	Power Dissipation	- Derate above 25°C		0.3	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temp	erature Range		-55 to +150	°C
T <sub>L</sub>	Maximum Lead Temperature 1/8" from Case for 5 Seconds	<b>0</b> , ,		300	°C

### **Thermal Characteristics**

Symbol	Parameter Ratings		Units
$R_{\theta JC}$	Thermal Resistance, Junction to Case	1.4	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	110	

## Package Marking and Ordering Information T<sub>C</sub> = 25°C unless otherwise noted

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD5N50F	FDD5N50FTM	D-PAK	380mm	16mm	2500
FDD5N50F	FDD5N50FTF	D-PAK	380mm	16mm	2000

### **Electrical Characteristics**

Symbol	Parameter Test Conditions		Min.	Тур.	Max.	Units
Off Charac	cteristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A$ , $V_{GS} = 0V$ , $T_J = 25^{\circ}C$	500	-	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250μA, Referenced to 25°C	-	0.6	-	V/°C
	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 500V, V <sub>GS</sub> = 0V	-	-	10	
DSS	Zero Gate voltage Drain Current	$V_{DS} = 400V, T_C = 125^{\circ}C$	-	-	100	μΑ
I <sub>GSS</sub>	Gate to Body Leakage Current	$V_{GS} = \pm 30V, V_{DS} = 0V$	-	-	±100	nA

### On Characteristics

V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	3.0	-	5.0	V
R <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = 10V, I_D = 1.75A$	-	1.25	1.55	Ω
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 20V, I_D = 1.75A$ (Note 4)	-	4.3	ı	S

### **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	051/1/ 01/		-	490	650	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> = 25V, V <sub>GS</sub> = 0V f = 1MHz		-	66	88	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 - 1101112		-	5	7.5	pF
Q <sub>g(tot)</sub>	Total Gate Charge at 10V			-	11	15	nC
$Q_{gs}$	Gate to Source Gate Charge	V <sub>DS</sub> = 400V, I <sub>D</sub> = 5A		-	3	-	nC
$Q_{gd}$	Gate to Drain "Miller" Charge	V <sub>GS</sub> = 10V	(Note 4, 5)	-	5	-	nC

### **Switching Characteristics**

t <sub>d(on)</sub>	Turn-On Delay Time			-	13	36	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{DD} = 250V, I_D = 5A$		-	22	54	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$R_G = 25\Omega$		-	28	66	ns
t <sub>f</sub>	Turn-Off Fall Time		(Note 4, 5)	1	20	50	ns

### **Drain-Source Diode Characteristics**

Is	Maximum Continuous Drain to Source Diode Forward Current			-	-	3.5	Α
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current			-	-	14	Α
$V_{SD}$	Drain to Source Diode Forward Voltage	$V_{GS} = 0V, I_{SD} = 3.5A$		-	-	1.5	V
t <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 5A		-	65	-	ns
Q <sub>rr</sub>	Reverse Recovery Charge	$dI_F/dt = 100A/\mu s$	(Note 4)	-	0.120	-	μС

- Notes: 1. Repetitive Rating: Pulse width limited by maximum junction temperature 2. L = 42mH,  $I_{AS}$  = 3.5A,  $V_{DD}$  = 50V,  $R_{G}$  = 25Ω, Starting  $T_{J}$  = 25°C 3.  $I_{SD}$  ≤ 3.5A, di/dt ≤ 200Aµs,  $V_{DD}$  ≤ BV $_{DSS}$ , Starting  $T_{J}$  = 25°C 4. Pulse Test: Pulse width ≤ 300 $\mu$ s, Duty Cycle ≤ 2% 5. Essentially Independent of Operating Temperature Typical Characteristics

### **Typical Performance Characteristics**

Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs.

Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature





Figure 6. Gate Charge Characteristics



### **Typical Performance Characteristics** (Continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 9. Maximum Drain Current




Figure 10. Transient Thermal Response Curve







Figure 8. Maximum Safe Operating Area




### **Gate Charge Test Circuit & Waveform**




### **Resistive Switching Test Circuit & Waveforms**




### **Unclamped Inductive Switching Test Circuit & Waveforms**




### Peak Diode Recovery dv/dt Test Circuit & Waveforms







### **Mechanical Dimensions**


# D-PAK






LAND PATTERN RECOMMENDATION







- NOTES: UNLESS OTHERWISE SPECIFIED


  A) ALL DIMENSIONS ARE IN MILLIMETERS.

  B) THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE C, VARIATION AA & AB, DATED NOV. 1999.

  C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

  D) HEAT SINK TOP EDGE COULD BE IN CHAMFERED CORNERS OR EDGE PROTRUSION.

  E) DIMENSIONS L3,D,E1&C1 TABLE:



**Dimensions in Millimeters** 





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™

CTL™ Current Transfer Logic™ **EcoSPARK**® EfficentMax™ EZSWITCH™ \*

Fairchild<sup>®</sup> Fairchild Semiconductor® FACT Quiet Series™

FACT<sup>®</sup> FAST<sup>®</sup> FastvCore™ FlashWriter®\* FPS™ F-PFS™ FRFET®

Global Power Resource<sup>SM</sup>

Green FPS™ Green FPS™ e-Series™

GTO™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™

MicroFET™ MicroPak™ MillerDrive™ MotionMax™ Motion-SPM™  $\mathsf{OPTOLOGIC}^{\mathbb{B}}$ OPTOPLANAR® PDP SPM™ Power-SPM™ PowerTrench®

Programmable Active Droop™

QFET<sup>o</sup>  $\mathsf{Q}\mathsf{S}^{\mathsf{TM}}$ 

Quiet Series™ RapidConfigure™

Saving our world, 1mW at a time™ SmartMax™

SMART START™

SPM® STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS™ SyncFET™ SYSTEM ® GENERAL

The Power Franchise®

\_wer franchise TinyBoost™ TinyBuck™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ μSerDes™

UHC

Ultra FRFET™ UniFET™  $VCX^{TM}$ VisualMax™

\* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN: NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support, which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

Datasheet Identification	Product Status	Definition
		This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
		This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 134