

LM9800

8-Bit Greyscale/24-Bit Color Linear CCD Sensor Processor

General Description

The LM9800 is a high performance integrated signal processor/digitizer for linear CCD image scanners. The LM9800 performs all the analog processing (correlated double sampling for black level and offset compensation, pixel-by-pixel gain adjust, and 8-bit analog-to-digital conversion) necessary to maximize the performance of a wide range of linear CCD sensors.

The LM9800 can be digitally programmed to work with a wide variety of CCDs from different manufacturers. An internal configuration register sets CCD and sampling timing to maximize performance, simplifying the design and manufacturing processes.

The LM9800 can be used with sequential or parallel output color CCDs. Coarse gain switching brings weak Blue signals up to Red/Green levels for best performance. For complementary voltage reference see the LM4041.

Applications

- Color and Greyscale Flatbed and Sheetfed Scanners
- General Purpose CCD Imaging



Features

- 2.5 million pixels/s conversion rate
- Implements Correlated Double Sampling for minimum noise and offset error
- Pixel-to-pixel gain correction for individual pixels maximizes dynamic range and resolution, even on "weak" pixels
- Reference and signal sampling points digitally controlled in 25 ns increments for maximum performance
- Generates all necessary CCD clock signals
- Compatible with a wide range of linear CCDs
- TTL/CMOS input/output compatible

Key Specifications

- Resolution 8 Bits
- Pixel Conversion Rate 2.5 MHz
- Supply Voltage +5V \pm 5%
- Supply Voltage (Digital I/O) +3.3V \pm 10% or +5V \pm 5%
- Power Dissipation 210 mW (typ)

Connection Diagrams




Ordering Information

Commercial (10°C \leq T _A \leq +70°C)	Package
LM9800CCV	V52A 52 Pin Plastic Leaded Chip Carrier
LM9800CCVF	VEG52A 52 Pin Thin Quad Flat Pack

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Block Diagram



TL/H/12498-3

Absolute Maximum Ratings

(Notes 1 & 2)

Positive Supply Voltage ($V_+ = V_A = V_D = V_{D(I/O)}$)

With Respect to GND = AGND = DGND =

DGND(I/O) 6.5V

Voltage On Any Input or Output Pin 0.3V to V_+ + 0.3V

Input Current at any pin (Note 3) ± 25 mA

Package Input Current (Note 3) ± 50 mA

Package Dissipation at $T_A = 25^\circ\text{C}$ (Note 4)

ESD Susceptibility (Note 5)

Human Body Model 3000V

Soldering Information

Infrared, 10 seconds (Note 6) 300°C

Storage Temperature -65°C to $+150^\circ\text{C}$

Operating Ratings (Notes 1 & 2)

Operating Temperature Range

$T_{\text{MIN}} \leq T_A \leq T_{\text{MAX}}$

LM9800CCV, LM9800CCVF

$10^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$

V_A Supply Voltage

+4.75V to +5.25V

V_D Supply Voltage

+4.75V to +5.25V

$V_{D(I/O)}$ Supply Voltage

+2.7V to +5.25V

$|V_A - V_D|$

≤ 100 mV

$V_A - V_{D(I/O)}$

≥ -100 mV

OS, REF IN Voltage Range

-0.05V to $V_A + 0.05\text{V}$

CD0-CD6, MCLK, SYNC, SDI, SCLK,

$\overline{\text{CS}}$, RD Voltage Range

-0.05V to $V_{D(I/O)} + 0.05\text{V}$

Electrical Characteristics

The following specifications apply for AGND = DGND = DGND(I/O) = 0V, $V_A = V_D = +5.0\text{V}_{\text{DC}}$, $V_{D(I/O)} = +5.0\text{V}$ or $+3.0\text{V}_{\text{DC}}$, REF IN = $+1.225\text{V}_{\text{DC}}$, $f_{\text{MCLK}} = 20$ MHz, $R_s = 25\Omega$. **Boldface limits apply for $T_A = T_J = T_{\text{MIN}}$ to T_{MAX}** ; all other limits $T_A = T_J = 25^\circ\text{C}$. (Notes 7, 8, and 12)

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 10)	Units (Limits)
CCD Source Requirements for Full Specified Accuracy and Dynamic Range (Note 12)					
V_{WHITE}	Maximum Peak CCD Differential Signal Range	VGA Bypassed VGA On ($V_{\text{GAIN}} = 2.0\text{V}$)		1.1 0.5	V (min) V (min)
	Correctable Range of CCD Pixel-to-Pixel V_{WHITE} Variation			6	dB (max)
V_{RFT}	CCD Reset Feed Through Amplitude		2		V (max)
ADC Characteristics					
	Resolution with No Missing Codes			8	Bits (min)
ILE	Integral Linearity Error (Note 11)		± 0.5	± 1	LSB (max)
DNL	Differential Non-Linearity		± 0.5	± 1	LSB (max)
PGA Characteristics					
	Monotonicity			7	bits (min)
	Gain Range	$\text{Gain}_{\text{PGA}} = 20\log_{10}\left(1 + \frac{\text{PGA code}}{128}\right)$		0 6	dB (min) dB (max)
	Gain Error at any gain			1.0	% (max)
VGA Characteristics					
	VGA Gain Error vs. Formula	$\text{Gain}_{\text{VGA}} = 1 + 2\left(\frac{V_{\text{GAIN}} + 0.12\text{V}}{\text{REF OUT}_{\text{MID}}}\right)$		± 6	% (max)
Coarse Offset Trim Characteristics					
	Offset DAC LSB Size		1		LSB
System Characteristics					
	Full Channel Offset Error (Adjusted)	Offset DAC, Offset Add Adjusted		± 1	LSB (max)
	Full Channel Gain Error	PGA Gain = 0 dB		-5 +10	% (min) % (max)

Electrical Characteristics (Continued)

The following specifications apply for AGND = DGND = DGND(I/O) = 0V, $V_A = V_D = +5.0V_{DC}$, $V_{D(I/O)} = +5.0V$ or $+3.0V_{DC}$, REF IN = $+1.225V_{DC}$, $f_{CLK} = 20\text{ MHz}$, $R_s = 25\Omega$. **Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^\circ\text{C}$.** (Notes 7, 8, and 12)

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 10)	Units (Limits)
Reference and Analog Input Characteristics					
	OS Input Capacitance		5		pF
	OS Input Leakage Current	Measured with OS = $2.45V_{DC}$	2	20	nA (max)
R _{REF}	ADC Reference Ladder (REF OUT _{HI} to REF IN) Impedance		750	400 900	Ω (min) Ω (max)
REF IN	Reference Voltage (Note 12)		1.225	1.19 1.26	V (min) V (max)

DC and Logic Electrical Characteristics

The following specifications apply for AGND = DGND = DGND(I/O) = 0V, $V_A = V_D = +5.0V_{DC}$, $V_{D(I/O)} = +5.0$ or $+3.0V_{DC}$, REF IN = $+1.225V_{DC}$, $f_{CLK} = 20\text{ MHz}$, $R_s = 25\Omega$. **Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^\circ\text{C}$.** (Notes 7 & 8)

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 10)	Units (Limits)
CD0–CD6, MCLK, SYNC, SDI, SCLK, $\overline{\text{CS}}$, $\overline{\text{RD}}$ Digital Input Characteristics					
V _{IN(1)}	Logical “1” Input Voltage	$V_{D(I/O)} = 5.25V$ $V_{D(I/O)} = 3.6V$		2.0 2.0	V (min) V (min)
V _{IN(0)}	Logical “0” Input Voltage	$V_{D(I/O)} = 4.75V$ $V_{D(I/O)} = 2.7V$		0.8 0.7	V (max) V (max)
I _{IN}	Input Leakage Current	$V_{IN} = V_D$ $V_{IN} = \text{DGND}$	0.1 –0.1		μA μA
C _{IN}	Input Capacitance		5		pF
DD0–DD7, $\overline{\text{EOC}}$, CCLK, SDO Digital Output Characteristics					
V _{OUT(1)}	Logical “1” Output Voltage	$V_{D(I/O)} = 4.75V$, I _{OUT} = –360 μA $V_{D(I/O)} = 4.75V$, I _{OUT} = –10 μA $V_{D(I/O)} = 2.7V$, I _{OUT} = –360 μA $V_{D(I/O)} = 2.7V$, I _{OUT} = –10 μA		2.4 4.4 2.1 2.5	V (min) V (min) V (min) V (min)
V _{OUT(0)}	Logical “0” Output Voltage	$V_{D(I/O)} = 5.25V$, I _{OUT} = 1.6 mA $V_{D(I/O)} = 3.6V$, I _{OUT} = 1.6 mA		0.4 0.4	V (max) V (max)
I _{OUT}	TRI-STATE® Output Current (DD0–DD7 only)	$V_{OUT} = \text{DGND}$ $V_{OUT} = V_D$	0.1 –0.1		μA μA
C _{OUT}	TRI-STATE Output Capacitance		5		pF
ϕ1, ϕ2, RS, TR Digital Output Characteristics					
V _{OUT(1)}	Logical “1” Output Voltage	$V_D = 4.75V$, I _{OUT} = –360 μA $V_D = 4.75V$, I _{OUT} = –10 μA		2.4 4.4	V (min) V (min)
V _{OUT(0)}	Logical “0” Output Voltage	$V_D = 5.25V$, I _{OUT} = 1.6 mA		0.4	V (max)
Power Supply Characteristics					
I _A	Analog Supply Current	Operating Standby	32 20	42	mA (max) μA
I _D	Digital Supply Current	Operating Standby	6 4	10	mA (max) mA
I _{D(I/O)}	Digital I/O Supply Current	Operating, $V_{D(I/O)} = 5.0V$ Operating, $V_{D(I/O)} = 3.0V$ Standby, $V_{D(I/O)} = 5.0V$ or $3.0V$	3.5 1.6 0.5	6 2	mA (max) mA (max) mA

AC Electrical Characteristics, MCLK Independent

The following specifications apply for AGND = DGND = DGND(I/O) = 0V, $V_A = V_D = V_{D(I/O)} = +5.0V_{DC}$, REF IN = +1.225V_{DC}, $f_{MCLK} = 20$ MHz, $t_{MCLK} = 1/f_{MCLK}$, $t_r = t_f = 5$ ns, $R_s = 25\Omega$, C_L (databus loading) = 50 pF/pin. **Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^\circ C$.** (Notes 7 & 8)

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 10)	Units (Limits)
f_{MCLK}	Maximum MCLK Frequency Minimum MCLK Frequency			20 5	MHz (min) MHz (max)
	MCLK Duty Cycle		30 70	40 60	% (min) % (max)
t_A	SYNC setup of MCLK		5	10	ns (min)
$t_{CDSETUP}$	Correction Data valid to CLK Setup		14	20	ns (min)
t_{CDHOLD}	Correction Data valid to CLK Hold		-12	0	ns (min)
t_{D1H}, t_{D0H}	\overline{RD} High to DD0-DD7 TRI-STATE		7	15	ns (max)
t_{DACC}	Access Time Delay from \overline{RD} Low to DD0-DD7 Data Valid		20	40	ns (max)
f_{SCLK}	Maximum SCLK Frequency			2.5	MHz (max)
	SCLK Duty Cycle			40 60	% (min) % (max)
t_{SDI}	SDI Set-Up Time from SCLK Rising Edge		3	10	ns (min)
t_{HDI}	SDI Hold Time from SCLK Rising Edge		2	15	ns (min)
t_{DDO}	Delay from SCLK Falling Edge to SDO Data Valid		35	50	ns (max)
t_{HDO}	SDO Hold Time from SCLK Falling Edge	$R_L = 3K, C_L = 50$ pF	21	50 5	ns (max) ns (min)
t_{DELAY}	DELAY from SCLK Falling Edge to \overline{CS} Rising or Falling Edge		2	5	ns (min)
t_{SETUP}	Set-Up Time of \overline{CS} Rising or Falling Edge to SCLK Rising Edge		-2	10	ns (min)
t_{SACC}	Access Time Delay from \overline{CS} Falling Edge to SDO Data Valid		20	40	ns (max)
t_{S1H}, t_{S0H}	Delay from \overline{CS} Rising Edge to SDO TRI-STATE	$R_L = 3K, C_L = 50$ pF	40	100	ns (max)
t_{RDO}	SDO Rise Time, TRI-STATE to High SDO Rise Time, Low to High	$R_L = 3K, C_L = 50$ pF	20 20		ns ns
t_{FDO}	SDO Fall Time, TRI-STATE to Low SDO Fall Time, High to Low	$R_L = 3K, C_L = 50$ pF	20 20		ns ns

AC Electrical Characteristics, MCLK Dependent

The following specifications apply for AGND = DGND = DGND(I/O) = 0V, $V_A = V_D = V_{D(I/O)} = +5.0 V_{DC}$, REF IN = +1.225 V_{DC} , $f_{MCLK} = 20 \text{ MHz}$, $t_{MCLK} = 1/f_{MCLK}$, $t_r = t_f = 5 \text{ ns}$, $R_s = 25\Omega$, C_L (databus loading) = 50 pF/pin. Refer to **Table 2: Configuration Register Parameters** for limits labelled **C.R.** Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^\circ\text{C}$. (Notes 7 & 8)

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 10)	Units (Limits)
t_{START}	MCLK to first $\phi 1$ high		50 ns	1	t_{MCLK}
t_ϕ	$\phi 1, \phi 2$ Clock Period	Standard CCD Mode Even/Odd CCD Mode	400 ns 800 ns	8 16	t_{MCLK} t_{MCLK}
$t_{TRWIDTH}$	Transfer Pulse (TR) Width			C.R.	μs
t_{GUARD}	$\phi 1$ to TR, TR to $\phi 1$ Guardband			C.R.	ns
$t_{RSWIDTH}$	Reset Pulse (RS) Width			C.R.	ns
t_{RS}	Falling Edge of $\phi 1$ to RS Either Edge of $\phi 1$ to RS	Standard CCD Mode Even/Odd CCD Mode		C.R.	ns
$t_{S/HREF}$	Falling Edge of $\phi 1$ to Ref. Sample Either Edge of $\phi 1$ to Ref. Sample	Standard CCD Mode Even/Odd CCD Mode		C.R.	ns
$t_{S/HSIG}$	Falling Edge of $\phi 1$ to Sig. Sample Either Edge of $\phi 1$ to Sig. Sample	Standard CCD Mode Even/Odd CCD Mode		C.R.	ns
$t_{S/HWIDTH}$	Sample Pulse Width (Acquisition Time)		50 ns	1	t_{MCLK}
$t_{SYNCLOW}$	SYNC Low Between Lines		100 ns	2	t_{MCLK} (min)
t_B	SYNC Setup of $\phi 1$ to end line			2	t_{MCLK} (max)
$t_{CCLKWIDTH}$	CCLK Pulse Width		250 ns	5	t_{MCLK}
$t_{DATAVALID}$	Data Valid Time from \overline{EOC} Low		300 370	$2t_{MCLK} + 180$ $2t_{MCLK} + 270$	ns (min) ns (max)
$t_{EOCWIDTH}$	\overline{EOC} Pulse Width		250 ns	5	t_{MCLK}
	$\phi 1$ and $\phi 2$ Frequency	Standard CCD Mode Even/Odd CCD Mode	2.5 MHz 1.25 MHz	$f_{MCLK}/8$ $f_{MCLK}/16$	Hz Hz
	$\phi 1$ and $\phi 2$ Duty Cycle			50	%

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to GND = AGND = DGND = DGND(I/O) = 0V, unless otherwise specified.


Note 3: When the input voltage (V_{IN}) at any pin exceeds the power supplies ($V_{IN} < \text{GND}$ or $V_{IN} > V_A$ or V_D), the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can simultaneously safely exceed the power supplies with an input current of 25 mA to two.

Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} , θ_{JA} and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{Jmax} - T_A)/\theta_{JA}$. $T_{Jmax} = 150^\circ\text{C}$ for this device. The typical thermal resistance θ_{JA} of this part when board mounted is 52°C/W for the V52A PLCC package, and 70°C/W for the VEG52A TQFP package.

Note 5: Human body model, 100 pF capacitor discharged through a 1.5Ω resistor.

Note 6: See AN450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in any post 1986 National Semiconductor Linear Data Book for other methods of soldering surface mount devices.

Note 7: A Zener diode clamps the OS analog input to AGND as shown below. This input protection, in combination with the external clamp capacitor and the output impedance of the CCD, prevents damage to the LM9800 from transients during power-up.



TL/H/12498-4

AC Electrical Characteristics, MCLK Dependent (Continued)


Note 8: To guarantee accuracy, it is required that V_A and V_D be connected together to the same power supply with separate bypass capacitors at each supply pin.

Note 9: Typicals are at $T_J = T_A = 25^\circ\text{C}$, $f_{\text{MCLK}} = 20\text{ MHz}$, and represent most likely parametric norm.

Note 10: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 11: Integral linearity error is defined as the deviation of the analog value, expressed in LSBs, from the straight line that best fits the actual transfer function of the ADC.


Note 12: V_{REF} is defined as the CCD OS voltage for the reference period following the reset feedthrough pulse. V_{WHITE} is defined as the peak CCD pixel output voltage for a white (full scale) image with respect to the reference level. V_{RFT} is defined as the peak positive deviation above V_{REF} of the reset feedthrough pulse. The maximum correctable range of pixel-to-pixel V_{WHITE} variation is defined as the maximum variation in V_{WHITE} (due to PRNU, light source intensity variation, optics, etc.) that the LM9800 can correct for using its internal PGA.




TL/H/12498-5

Note 13: Reference voltages below 1.19V may decrease SNR. Reference voltages above 1.26V may cause clipping errors inside the LM9800. The LM4041EIM3-1.2 (SOT-23 package) or the LM4041EIZ-1.2 (TO-92 package) bandgap voltage references are recommended for this application.

Typical Performance Characteristics



TL/H/12498-48



TL/H/12498-49

6501124 0098334 9T4

Pin Descriptions

CCD Driver Signals	
$\phi 1$	Digital Output. CCD clock signal, phase 1.
$\phi 2$	Digital Output. CCD clock signal, phase 2.
RS	Digital Output. Reset pulse for the CCD.
TR	Digital Output. Transfer pulse for the CCD.
Analog I/O	
OS	Analog Input. This is the OS (Output Signal) from the CCD. The maximum peak signal that can be accurately digitized is equal to the voltage at REF IN, typically 1.225V.
GAIN	Analog Input. The voltage on this pin determines the gain of the VGA when the VGA is enabled. This input should be bypassed to AGND using a 0.1 μ F monolithic capacitor.
REF IN	Analog Inputs. These two pins are the system reference voltage inputs and should be tied together to a 1.225V voltage source and bypassed to AGND with a 0.1 μ F monolithic capacitor.
REF OUT _{HI}	Analog Output. This reference voltage is developed internally by the LM9800, and is equal to 3 times REF IN. It should be bypassed to AGND with a 0.1 μ F monolithic capacitor.
REF OUT _{MID}	Analog Output. This reference voltage is developed internally by the LM9800, and is equal to 2 times REF IN. It should be bypassed to AGND using a 0.1 μ F monolithic capacitor. This pin can source up to 250 μ A when used to power a voltage divider for setting the voltage at the GAIN input.
I _{SET}	Analog Input. This input is used to set internal bias currents inside the LM9800. It should be connected to V _A through a 75 k Ω resistor.
V _{TEST1} , V _{TEST2}	Analog Inputs/Outputs. These pins are used for testing the device during manufacture and should be left unconnected.
Configuration Register I/O	
SDI	Digital Input. Serial Data Input pin.
SDO	Digital Output. Serial Data Output pin.

Configuration Register I/O (Continued)	
SCLK	Digital Input. This is the serial data clock, used to clock data in through SDI and out through SDO. SCLK is asynchronous to MCLK. Input data is latched and output data is changed on the rising edge of SCLK.
\overline{CS}	Digital Input. This is the Chip Select signal for writing to the Configuration Register through the serial interface. This input must be low in order to communicate with the Configuration Register. This pin is used for serial I/O only—it has no effect on any other section of the chip. Note: The SYNC pin must be high to read or write from the Configuration register.
General Digital I/O	
MCLK	Digital Input. This is the 20 MHz (typical) master system clock.
SYNC	Digital Input. A low-to-high transition on this input begins a line scan operation. The line scan operation terminates when this input is taken low. A low-to-high transition on this input will also reset the serial I/O port to the Configuration Register. The SYNC pin must be high to read or write from the Configuration register.
Digital Coefficient I/O	
CD0 (LSB) – CD6 (MSB)	Digital Inputs. Correction Coefficient Databus. This is the 7-bit data path for the gain adjust PGA, used during line scan.
CCLK	Digital Output. This is the signal that is used to clock the Gain coefficients into the LM9800. Data is latched on the rising edge of CCLK.
Digital Output I/O	
DD0 (LSB) – DD7 (MSB)	Digital Outputs. Pixel Output Databus. This data bus outputs the 8-bit digital output data during line scan.
\overline{EOC}	Digital Output. This is the End of Conversion signal from the ADC indicating that new pixel data is available.
\overline{RD}	Digital Input. Taking this input low places the data stored in the output latch on the bus. When this input is high the DD0–DD7 bus is in TRI-STATE.

Pin Descriptions (Continued)

Analog Power	
V _A	This is the positive supply pin for the analog supply. It should be connected to a voltage source of +5V and bypassed to AGND with a 0.1 μ F monolithic capacitor in parallel with a 10 μ F tantalum capacitor.
AGND	This is the ground return for the analog supply.
Digital Power	
V _D	This is the positive supply pin for the digital supply. It should be connected to a voltage source of +5V and bypassed to DGND with a 0.1 μ F monolithic capacitor.

Digital Power (Continued)	
DGND	This is the ground return for the digital supply.
V _{D(I/O)}	This is the positive supply pin for the digital supply for the LM9800's I/O. It should be connected to a voltage source of +3V to +5V and bypassed to DGND(I/O) with a 0.1 μ F monolithic capacitor. If the supply for this pin is different than the supply for V _A and V _D , it should also be bypassed with a 10 μ F tantalum capacitor.
DGND(I/O)	This is the ground return for the digital supply for the LM9800's I/O.

Timing Diagrams




FIGURE 1. Line Scan Timing Overview

TL/H/12498-6

Timing Diagrams (Continued)




FIGURE 2. Pixel Pipeline Timing Overview

TL/H/12498-7




FIGURE 3. Timing for Start of Line Scan

TL/H/12498-8




FIGURE 4. Timing for End of Line/Start of Next Line

TL/H/12498-9




FIGURE 5. TR Pulse

TL/H/12498-10

Timing Diagrams (Continued)





FIGURE 6. RS Pulse Polarity


TL/H/12498-11



TL/H/12498-12

Note: Clamp signal only active during optical black pixels at beginning of line.

FIGURE 7. CCD Timing




TL/H/12498-13

Note: Clamp signal only active during optical black pixels at beginning of line.

FIGURE 8. CCD Timing (Even/Odd CCDs)

6501124 0098338 54T


Timing Diagrams (Continued)



TL/H/12498-14


Note: i = value programmed in Dummy Pixel Register - 1 (for example: dummy pixel register = 1 $\geq i = 0 \geq$ no dummy pixels).
 j = value programmed in Optical Black Register.

FIGURE 9. Dummy Pixel and Optical Black Pixel Timing



TL/H/12498-15


FIGURE 10. Coefficient Data Timing



TL/H/12498-16


FIGURE 11. Output Data Timing

Timing Diagrams (Continued)



TL/H/12498-17

FIGURE 12. Data Timing (Output and Coefficient Data Sharing Same Bus)



TL/H/12498-18

Note: VGA operation (on or off) for "a" pixels, "b" pixels, and "c" pixels is set in the configuration register. VGA is always off for first "a" pixel immediately following last optical black pixel.

FIGURE 13. VGA Gain Switching

Serial Configuration Register Timing Diagrams

Note: SYNC pin must be held HIGH (+5V) to read from or write to configuration register.



FIGURE 14a. Configuration Register Write Timing with \overline{CS} Continuously Low (16-bit Word)

TL/H/12498-19




FIGURE 14b. Configuration Register Write Timing with \overline{CS} Continuously Low (Two 8-bit bytes)

TL/H/12498-20




FIGURE 14c. Configuration Register Read Timing with \overline{CS} Continuously Low (16-bit Word)

TL/H/12498-21






FIGURE 14d. Configuration Register Read Timing with \overline{CS} Continuously Low (Two 8-bit bytes)

TL/H/12498-22



TL/H/12498-23

SDO "TRI-STATE" Falling and Rising Edge




TL/H/12498-24

FIGURE 15. SDO Timing


Serial Configuration Register Timing Diagrams (Continued)

Note: SYNC pin must be held HIGH (+5V) to read from or write to configuration register.




TL/H/12498-25

FIGURE 16a. Configuration Register Write Timing using \overline{CS} , Continuous SCLK (16-bit Word)




TL/H/12498-26

FIGURE 16b. Configuration Register Write Timing using \overline{CS} , Continuous SCLK (Two 8-bit bytes)



TL/H/12498-27

FIGURE 16c. Configuration Register Read Timing using \overline{CS} , Continuous SCLK (16-bit Word)




Note: Data (D0) may briefly appear on SDO when SCLK goes low before \overline{CS} goes high.

TL/H/12498-28

FIGURE 16d. Configuration Register Read Timing using \overline{CS} , Continuous SCLK (Two 8-bit bytes)

EOC and CCLK Start of Line Timing Diagrams (See Section 2.4)

RS Even	RS Odd	t_{EOC1} (MCLKs)	t_{EOC2} (MCLKs)	t_{CCLK1} (MCLKs)	t_{CCLK2} (MCLKs)
SR = 0	SR = 0 or 1	2	5	4	3
SR = 1 or 2	SR = 2 or 3	3	5	5	3
SR = 3 or 4	SR = 4 or 5	3	6	6	3
SR = 5 or 6	SR = 6 or 7	3	7	5	5
SR = 7 or 8	SR = 8 or 9	3	8	5	6
SR = 9 or 10	SR = 10 or 11	3	9	5	7




TL/H/12498-29

RS Even, SR = 0 to 10: $t_{EOC0} = 2$ MCLKs, $t_{CCLK0} = 3$ MCLKs

RS Odd, SR = 0 to 11: $t_{EOC0} = 2.5$ MCLKs, $t_{CCLK0} = 3.5$ MCLKs

FIGURE 17. SR = 0 through 10 (RS Even), SR = 0 through 11 (RS Odd)




TL/H/12498-30

RS Even, SR = 11 or 12: $t_{EOC0} = 2$ MCLKs, $t_{CCLK0} = 3$ MCLKs

RS Odd, SR = 12 or 13: $t_{EOC0} = 2.5$ MCLKs, $t_{CCLK0} = 3.5$ MCLKs

FIGURE 18. SR = 11 or 12 (RS Even), SR = 12 or 13 (RS Odd)

EOC and CCLK Start of Line Timing Diagrams (Continued)



RS Even, SR = 13 or 14: $t_{EOC0} = 2$ MCLKs, $t_{CCLK0} = 3$ MCLKs

RS Odd, SR = 14 or 15: $t_{EOC0} = 2.5$ MCLKs, $t_{CCLK0} = 3.5$ MCLKs

FIGURE 19. SR = 13 or 14 (RS Even), SR = 14 or 15 (RS Odd)




FIGURE 20. SR = 15 (RS Even)

TABLE I. Configuration Register Address Table

A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	Standard Mode or Even/Odd Mode	RS Pulse Width		RS Pulse Polarity	RS Pulse Position (Minimum Value is 1)			
			MODE	RSW1	RSW0	RSPOL	RSPOS3	RSPOS2	RSPOS1	RSPOS0
0	0	1	Sample Reference Position				Sample Signal Position			
			SR3	SR2	SR1	SR0	SS3	SS2	SS1	SS0
0	1	0	$\phi 1$ Enable	$\phi 2$ Enable	RS Enable	TR Enable	TR Pulse Width		TR- $\phi 1$ Guardband	TR Polarity
			$\phi 1$ EN	$\phi 2$ EN	RSEN	TREN	TRW1	TRW0	TRGRD	TRPOL
0	1	1	Dummy Pixels (Minimum Value is 1)							
			BLS7	BLS6	BLS5	BLS4	BLS3	BLS2	BLS1	BLS0
1	0	0	Optical Black Pixels (Minimum Value is 1)							
			BLL7	BLL6	BLL5	BLL4	BLL3	BLL2	BLL1	BLL0
1	0	1	PGA Gain Coefficient							
			0	GAIN6	GAIN5	GAIN4	GAIN3	GAIN2	GAIN1	GAIN0
1	1	0	PGA Gain Source	Test Mode	Power-down	Offset Add	VGA On/Off	VGA State Pixel c	VGA State Pixel b	VGA State Pixel a
			PGASRC	0	PD	OFFADD	VGA	G3	G2	G1
1	1	1	Offset DAC Sign	Offset DAC MSB	Offset DAC	Offset DAC LSB	Test Modes			
			ODSIGN	VOS2	VOS1	VOS0	0	0	0	0

TABLE II. Configuration Register Parameters

Parameter	Control Bits				Result
MODE	MODE			Standard CCD (ϕ frequency = $f_{MCLK}/8$) Even/Odd CCD (ϕ frequency = $f_{MCLK}/16$)	
	0 1				
RS Pulse Width ($t_{RSWIDTH}$)	RS1	RS0			1 t_{MCLK} (50 ns) 2 t_{MCLK} (100 ns) 3 t_{MCLK} (150 ns) 4 t_{MCLK} (200 ns)
	0	0			
	0	1			
	1	0			
	1	1			
RS Pulse Polarity	RSPOL				RS RS
	0 1				

Note: $t_{MCLK} = 1/f_{MCLK} = 1$ MCLK period. Examples given in parenthesis are for $f_{MCLK} = 20$ MHz ($t_{MCLK} = 50$ ns).

TABLE II. Configuration Register Parameters (Continued)

Parameter	Control Bits				Result
	RSPOS3	RSPOS2	RSPOS1	RSPOS0	
RS Pulse Position (t _{RS}) Note: Minimum Value is 1	0	0	0	0	Not Valid
	0	0	0	1	0.5t _{MCLK} (25 ns)
	0	0	1	0	1.0t _{MCLK} (50 ns)
	0	0	1	1	1.5t _{MCLK} (75 ns)
	0	1	0	0	2.0t _{MCLK} (100 ns)
	0	1	0	1	2.5t _{MCLK} (125 ns)
	0	1	1	0	3.0t _{MCLK} (150 ns)
	0	1	1	1	3.5t _{MCLK} (175 ns)
	1	0	0	0	4.0t _{MCLK} (200 ns)
	1	0	0	1	4.5t _{MCLK} (225 ns)
	1	0	1	0	5.0t _{MCLK} (250 ns)
	1	0	1	1	5.5t _{MCLK} (275 ns)
	1	1	0	0	6.0t _{MCLK} (300 ns)
	1	1	0	1	6.5t _{MCLK} (325 ns)
	1	1	1	0	7.0t _{MCLK} (350 ns)
	1	1	1	1	7.5t _{MCLK} (375 ns)
Sample Reference Position (t _S /HREF)	SR3	SR2	SR1	SR0	
	0	0	0	0	0.0t _{MCLK} (0 ns)
	0	0	0	1	0.5t _{MCLK} (25 ns)
	0	0	1	0	1.0t _{MCLK} (50 ns)
	0	0	1	1	1.5t _{MCLK} (75 ns)
	0	1	0	0	2.0t _{MCLK} (100 ns)
	0	1	0	1	2.5t _{MCLK} (125 ns)
	0	1	1	0	3.0t _{MCLK} (150 ns)
	0	1	1	1	3.5t _{MCLK} (175 ns)
	1	0	0	0	4.0t _{MCLK} (200 ns)
	1	0	0	1	4.5t _{MCLK} (225 ns)
	1	0	1	0	5.0t _{MCLK} (250 ns)
	1	0	1	1	5.5t _{MCLK} (275 ns)
	1	1	0	0	6.0t _{MCLK} (300 ns)
	1	1	0	1	6.5t _{MCLK} (325 ns)
	1	1	1	0	7.0t _{MCLK} (350 ns)
	1	1	1	1	7.5t _{MCLK} (375 ns)
Sample Signal Position (t _S /HSIG)	SS3	SS2	SS1	SS0	
	0	0	0	0	0.0t _{MCLK} (0 ns)
	0	0	0	1	0.5t _{MCLK} (25 ns)
	0	0	1	0	1.0t _{MCLK} (50 ns)
	0	0	1	1	1.5t _{MCLK} (75 ns)
	0	1	0	0	2.0t _{MCLK} (100 ns)
	0	1	0	1	2.5t _{MCLK} (125 ns)
	0	1	1	0	3.0t _{MCLK} (150 ns)
	0	1	1	1	3.5t _{MCLK} (175 ns)
	1	0	0	0	4.0t _{MCLK} (200 ns)
	1	0	0	1	4.5t _{MCLK} (225 ns)
	1	0	1	0	5.0t _{MCLK} (250 ns)
	1	0	1	1	5.5t _{MCLK} (275 ns)
	1	1	0	0	6.0t _{MCLK} (300 ns)
	1	1	0	1	6.5t _{MCLK} (325 ns)
	1	1	1	0	7.0t _{MCLK} (350 ns)
	1	1	1	1	7.5t _{MCLK} (375 ns)

Note: t_{MCLK} = 1/t_{MCLK} = 1 MCLK period. Examples given in parenthesis are for t_{MCLK} = 20 MHz (t_{MCLK} = 50 ns).

TABLE II. Configuration Register Parameters (Continued)

Parameter	Control Bits								Result
$\phi 1$ Enable	$\phi 1EN$								$\phi 1$ Output Off $\phi 1$ Output On
	0								
	1								
$\phi 2$ Enable	$\phi 2EN$								$\phi 2$ Output Off $\phi 2$ Output On
	0								
	1								
RS Enable	RSEN								RS Output Off RS Output On
	0								
	1								
TR Enable	TREN								TR Output Off TR Output On
	0								
	1								
TR Pulse Width ($t_{TRWIDTH}$)	TRW1		TRW0						20 t_{MCLK} (1.0 μs) 30 t_{MCLK} (1.5 μs) 40 t_{MCLK} (2.0 μs) 50 t_{MCLK} (2.5 μs)
	0		0						
	0		1						
	1		0						
	1		1						
TR- $\phi 1$ Guardband (t_{GUARD})	TRGRD								1 t_{MCLK} (50 ns) 2 t_{MCLK} (100 ns)
	0								
	1								
TR Polarity	TRPOL								TR TR
	0								
	1								
Dummy Pixels Note: Minimum Value is 1. Actual number of dummy pixels in CCD should be one less than number in this register.	BLS7	BLS6	BLS5	BLS4	BLS3	BLS2	BLS1	BLS0	Not Valid 0 1 • • • • 253 254
	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	1	
	0	0	0	0	0	0	1	0	
	•	•	•	•	•	•	•	•	
	•	•	•	•	•	•	•	•	
	•	•	•	•	•	•	•	•	
	1	1	1	1	1	1	1	0	
	1	1	1	1	1	1	1	1	
	Optical Black Pixels Note: Minimum Value is 1	BLL7	BLL6	BLL5	BLL4	BLL3	BLL2	BLL1	
0		0	0	0	0	0	0	0	
0		0	0	0	0	0	0	1	
0		0	0	0	0	0	1	0	
•		•	•	•	•	•	•	•	
•		•	•	•	•	•	•	•	
•		•	•	•	•	•	•	•	
1		1	1	1	1	1	1	0	
1		1	1	1	1	1	1	1	


Note: $t_{MCLK} = 1/f_{MCLK} = 1$ MCLK period. Examples given in parenthesis are for $f_{MCLK} = 20$ MHz ($t_{MCLK} = 50$ ns).

TABLE II. Configuration Register Parameters (Continued)

Parameter	Control Bits								Result
Internal PGA Gain Coefficient	GAIN6	GAIN5	GAIN4	GAIN3	GAIN2	GAIN1	GAIN0		0 [0 dB] 1 • • • 126 127 [6 dB]
	0	0	0	0	0	0	0		
	0	0	0	0	0	0	1		
	•	•	•	•	•	•	•		
	•	•	•	•	•	•	•		
	•	•	•	•	•	•	•		
	1	1	1	1	1	1	0		
1	1	1	1	1	1	1			
PGA Gain Coefficient Source	PGASRC								Internal External
	0	1							
Power Down	PD								Operating Power Down
	0	1							
Offset Add	OFF ADD								Offset ~ 0 LSB Offset ~ + 1 LSB
	0	1							
Master VGA Control	VGA								VGA Disabled VGA Enabled
	0	1							
VGA State for Pixel "c"	VGA _c								VGA bypassed VGA on
	0	1							
VGA State for Pixel "b"	VGA _b								VGA bypassed VGA on
	0	1							
VGA State for Pixel "a"	VGA _a								VGA bypassed VGA on
	0	1							
Offset DAC	Sign		VOS1		VOS1		VOS0		Offset (LSB)
	1		0		0		0		0
	1		0		0		1		+1
	1		0		1		0		+2
	1		0		1		1		+3
	1		1		0		0		+4
	1		1		0		1		+5
	1		1		1		0		+6
	1		1		1		1		+7
	0		0		0		0		0
	0		0		0		1		-1
	0		0		1		0		-2
	0		0		1		1		-3
	0		1		0		0		-4
	0		1		0		1		-5
	0		1		1		0		-6
	0		1		1		1		-7

Note: $t_{MCLK} = 1/f_{MCLK} = 1$ MCLK period. Examples given in parenthesis are for $f_{MCLK} = 20$ MHz ($t_{MCLK} = 50$ ns).

Block Diagram of LM9800-Based System



Note: Power supplies and bypass capacitors not shown for clarity.

TL/H/12498-33

FIGURE 21. LM9800 System Block Diagram

Applications Information

1.0 THEORY OF OPERATION

The LM9800 removes errors from and digitizes a linear CCD pixel stream, while providing all the necessary clock signals to drive the CCD. Offset and gain errors are removed at the pixel rate, for individual pixels. Offset errors are removed through correlated double sampling (CDS). Gain errors (which may come from any combination of PRNU, uneven illumination, \cos^4 effect, RGB filter mismatch, etc.) are removed through the use of a 7-bit PGA in front of the ADC.

1.1 The Analog Signal Path (See Block Diagram)

The analog output signal from the CCD is connected to the OS Input of the LM9800 through a 0.001 μF (typical, see section 4.2, *Clamp Capacitor Selection*) DC blocking capacitor. During the CCD's optical black pixel segment at the beginning of every line, this input is clamped to the REF OUT_{MID} voltage (approximately 2.45V). This DC restore operation fixes the reference level of the CCD pixel stream at REF OUT_{MID}.

The signal is then buffered and fed to a voltage-controlled VGA (variable gain amplifier). The VGA can be used to compensate for peak white CCD outputs less than the 1.225V full-scale required by the LM9800 for maximum dynamic range. It can also be used to increase the gain of the Blue signal in a sequential-output RGB CCD, since the VGA can be switched in and out of the circuit at the pixel rate. When used with parallel output CCDs the VGA can be used (in conjunction with an external multiplexer) to fine-tune the amplitude of the red, green, and blue signals. For a detailed explanation of the VGA, see section 4.3, *GAIN (VGA) Input*.

The output of the VGA goes into the CDS (Correlated Double Sampling) stage, consisting of two sample/hold amplifiers: S/H Ref (Reference) and S/H Signal. The Reference Level is sampled and held by the S/H Ref circuit and the active pixel data is sampled and held by the S/H Signal circuit. The output of S/H Ref is subtracted from the S/H Signal output and amplified by 2. The full-scale signal range at this point is approximately 2.45Vp-p. CDS reduces or eliminates many sources of noise, including reset noise, flicker noise, and both high and low frequency pixel-to-pixel offset variation. For more information on the CDS stage, see section 4.5, *Correlated Double Sampler (CDS)*.

At this point an offset voltage can be injected by the 4-bit Offset DAC. This voltage is designed to compensate for any small fixed DC offset introduced by the CDS S/Hs and the $\times 2$ amplifier. The LSB size of the DAC is approximately 1 LSB (10 mV). The adjustment range is ± 7 LSBs. For a detailed explanation of the Offset DAC, see section 4.6.

The next stage is the PGA. This is a programmable gain amplifier that changes the gain at the pixel rate to correct for gain errors due to PRNU, uneven illumination (such as \cos^4 effect), RGB filter mismatch, etc. The gain adjustment range is 0 to 6 dB ($\times 1$ to $\times 2$) with 7 bits of resolution. The gain data (correction coefficients) is provided on the CD0-CD6 bus. The gain may also be fixed at any value between 0 dB and 6 dB with the **PGA Gain Coefficient** configuration register. For further information on the PGA, see section 4.7.

An approximately 1 LSB (10 mV) offset can be added at the output of the PGA stage if necessary to ensure that the offset is zero or positive. This eliminates the possibility of a negative offset clipping the darkest output pixels. For more information on the Offset Add Bit, see section 4.8.

Finally, the output of the PGA is digitized by the ADC and made available on the DD0-DD7 bus. For a detailed explanation of the ADC, see section 4.9.

Three reference voltages are used throughout the signal path: the externally supplied REF IN (1.225V), and the internally generated REF OUT_{MID} (2.45V) and REF OUT_{HI} (3.675V).

1.2 The CCD Clocking Signals

To maximize the flexibility of the LM9800, the CCD's $\phi 1$, $\phi 2$, RS, and TR pulses are internally generated, with a wide range of options, compatible with most commercial linear CCDs. In most cases, these output signals can drive most CCD clock inputs directly, with only series resistors (for slow rate control) between the LM9800's outputs and the CCD clock inputs.

1.3 The Digital Interface

There are three main sections to the digital interface of the LM9800: a serial interface to the Configuration Register, where all device programming is done, a 7 bit-wide input databus for gain correction coefficients with a synchronous clock output, and an 8-bit output databus for the final pixel output data with a synchronous EOC output signal and a RD input. Please note that $\overline{\text{CS}}$ affects only the serial I/O—it has no effect on the output databus, input coefficient bus, or any other section of the LM9800.

2.0 DIGITAL INTERFACE

2.1 Reading and Writing to the Configuration Register

Communication with the Configuration Register is done through a standard MICROWIRE™ serial interface. This interface is compatible with the Motorola SPI standard and is simple enough to easily be implemented in custom hardware if needed.

The serial interface timing is shown in *Figures 14a–14d* and *16a–16d*. The **SYNC pin must be pulled high to read or write to the configuration register**. Taking SYNC high resets the internal serial counters. Data is sent serially, LSB first. Input data is latched on the rising edge of SCLK, and output data changes on the falling edge of SCLK. $\overline{\text{CS}}$ must be low to enable serial I/O.

If SCLK is only clocked when sending or receiving data from the LM9800, and held low at all other times, then $\overline{\text{CS}}$ can be tied low permanently as shown in *Figures 14a–14d*. If SCLK is continuous, then $\overline{\text{CS}}$ is used to determine the beginning and the end of a serial byte or word (see *Figures 16a–16d*). Note that $\overline{\text{CS}}$ must make its high-to-low and low-to-high transitions when SCLK is low, otherwise the internal bit counter may receive an erroneous pulse, causing an error in the write or read operation.

Data may be transmitted and received in two 8-bit bytes (typical with microcontroller interfaces) or one 16-bit word (for custom serial controllers).

Applications Information (Continued)

The Configuration Register is programmed by sending a control byte to the serial port. This byte indicates whether this is a read or a write operation, and gives the 3-bit address of the register bank to be read from or written to. If this is a read operation, the next 8 SCLKs will output the data at the requested location on the SDO pin. If this is a write operation, the data to be sent to the specified location should be clocked in on the SDI input during the next 8 SCLKs. Data is sent and received using the LSB (Least Significant Bit) first format.

For maximum system reliability, each configuration register location can be read back and verified after a write.

If the serial I/O to the configuration register falls out of sync for any reason, it can be reset by a rising edge on the SYNC pin input.

2.2 Writing Correction Coefficient Data on the CD0-CD6 Bus

Correction coefficient data for each pixel is latched on the rising edge of the CCLK output signal (see Figure 10). Note that there is a 4 pixel latency between when the coefficient data is latched and when the output data is available. As Figure 2, Pixel Pipeline Timing Overview shows, coefficient data for pixel n is latched shortly before the output data for pixel $n-2$ becomes available on the output databus (DD0-DD7). Figures 17-20 show the timing for coefficient data and output data at the beginning of each line. Note that there is no way to provide a correction coefficient for pixel 1, the first pixel in the CCD array. This is usually not a problem since the first several pixels of most CCD are not used. The timing at the beginning of a line is discussed in detail in section 2.4.

2.3 Reading Output Data on the DD0-DD7 Bus

The corrected digital output data representing each pixel is available on the DD0-DD7 databus. The data is valid after the falling edge of the EOC output. The \overline{RD} input takes the databus in and out of TRI-STATE. \overline{RD} can be held low at all times if there are no other devices needing the bus, or it can be used to TRI-STATE the bus between pixels, allowing other devices access to the bus. Figure 12 shows how EOC can be tied to \overline{RD} to automatically multiplex between coefficient data and conversion data.

2.4 EOC and CCLK at Startup

At the beginning of every line, the LM9800 internally synchronizes the EOC and CCLK signals with the user-programmed sample periods. The timing of EOC and CCLK during this adjustment period depends on the settings in the RS Pulse Position (RS) and Sample Reference Position (SR) registers, as shown in Figures 17-20. The numbers inside the CCLK and EOC signals indicate the width (in MCLK periods) of that signal while it is in that state.

The EOC and CCLK pulse train is synchronized with the position of the Sample Reference pulse. For most RS and SR combinations (shown in table and timing of Figure 17), increasing SR simply stretches out the second EOC and CCLK cycle. When SR is greater than 10 (typically with even/odd CCDs), the timing gets more complex, and should be considered when building any systems that rely on the EOC and/or CCLK signals for counting, or expect them to never be low simultaneously.

2.5 MCLK

This is the master clock input that controls the LM9800. The pixel conversion rate is fixed at 1/8 of this frequency. Many of the timing parameters are also relative to the frequency of this clock.

2.6 SYNC

This input signals the beginning of a line. When SYNC goes high, the LM9800 generates a TR pulse, then begins converting pixels until the SYNC line is brought low again. Since there is no pixel counter in the LM9800, it will work with CCDs of any length.

SYNC must be high to read from or write to the Configuration Register. The rising edge of SYNC resets the serial I/O's internal shift register, so any noise or sporadic signals on the SCLK input prior to SYNC going high will be ignored.

3.0 DIGITAL CCD INTERFACE

3.1 Buffering ϕ_1 , ϕ_2 , RS, and TR


The LM9800 can drive the ϕ_1 , ϕ_2 , RS, and TR inputs of many CCDs directly, without the need for external buffers between the LM9800 and the CCD. Most linear CCDs designed for scanner applications require 0V to 5V signal swings into 20 pF to 500 pF input loading. Series resistors are typically inserted between the driver and the CCD to control slew rate and isolate the driver from the large load capacitances. The values of these resistors are usually given in the CCD's datasheet.

4.0 ANALOG INTERFACE

4.1 Voltage Reference

The two REF IN pins should be connected to a 1.225V $\pm 2\%$ reference voltage capable of sinking between 2 mA and 8 mA of current coming from the 400 Ω -900 Ω resistor string between REF OUT_H and REF IN. The LM4041-1.2 1.225V bandgap reference is recommended for this application as shown in Figure 22. The inexpensive "E" grade meets all the requirements of the application and is available in a TO-92 (LM4041EIZ-1.2) package as well as a SOT-23 package (LM4041EIM3-1.2) to minimize board space.

Due to the transient currents generated by the LM9800's ADC, PGA, and CDS circuitry, the REF IN pins, the REF OUT_{MID} pin and the REF OUT_H pin should all be bypassed to AGND with 0.1 μ F monolithic capacitors.




TL/H/12498-34

FIGURE 22. Voltage Reference Generation

Applications Information (Continued)

4.2 Clamp Capacitor Selection

The output signal of most CCDs rides on a large DC offset (typically 8V to 10V) which is incompatible with the LM9800's 5V operation. To eliminate this offset without resorting to additional higher voltage components, the output of the CCD is AC coupled to the LM9800 through a DC blocking capacitor, C_{CLAMP} (the CCD's DOS output is not used). The value of this capacitor is determined by the leak-



TL/H/12498-53

FIGURE 23. OS Clamp Capacitor and Internal Clamp

age current of the LM9800's OS input and the output impedance of the CCD. The leakage through the OS input determines how quickly the capacitor value will drift from the clamp value of $REF\ OUT_{MID}$, which then determines how many pixels can be processed before the droop causes errors in the conversion ($\pm 0.1V$ is the recommended limit). The output impedance of the CCD determines how quickly the capacitor can be charged to the clamp value during the black reference period at the beginning of every line.

The minimum clamp capacitor value is determined by the maximum droop the LM9800 can tolerate while converting one CCD line. The following equation takes the maximum leakage current into the OS input, the maximum allowable droop (100 mV), the number of pixels on the CCD, and the pixel conversion rate ($f_{MCLK}/8$) and provides the minimum clamp capacitor value:

$$C_{CLAMP\ MIN} = \frac{i}{dV} \cdot \frac{\text{leakage current (A)} \cdot \text{number of pixels}}{\text{max droop (V)} \cdot \text{conversion rate (Hz)}}$$

For example, if the OS input leakage current is 20 nA worst-case, the CCD has 2200 active pixels, the conversion rate is 2.5 MHz ($f_{MCLK} = 20$ MHz), and the max droop desired is 0.05V, the minimum clamp capacitor value is:

$$C_{CLAMP\ MIN} = \frac{20\ nA \cdot 2200}{0.05V \cdot 2.5\ MHz} = 352\ pF$$

The maximum size of the clamp capacitor is determined by the amount of time available to charge it to the desired value during the optical black portion of the CCD output. The internal clamp is on for each pixel from the rising edge of the S/H ref pulse to the falling edge of the S/H signal pulse (see Figures 7 and 8). This time can be calculated using the values stored in the Sample Signal and Sample Reference configuration registers and the MCLK frequency. For normal CCDs:

$$t_{DARK}(s) = \frac{2 + SS - SR}{2f_{MCLK}(Hz)}$$

And for even/odd CCDs:

$$t_{DARK}(s) = \frac{18 + SS - SR}{2f_{MCLK}(Hz)}$$

Where SS is the value in the Sample Signal Position register (0-15), SR is the value in the Sample Reference Position register (0-15), f_{MCLK} is the MCLK frequency, and t_{DARK} is the amount of time (per pixel) that the clamp is on.

The following equation takes the number of optical black pixels, the amount of time (per pixel) that the clamp is closed, the CCD's output impedance, and the desired accuracy of the final clamp voltage and provides the maximum clamp capacitor value:


$$C_{CLAMP\ MAX} = \frac{t}{R \ln(\text{accuracy})} = \frac{n \cdot t_{DARK}(s)}{R_{OUT}(\Omega) \ln(\text{accuracy})}$$

Where n = the number of optical black pixels, t_{DARK} is the amount of time (per pixel) that the clamp is on, R_{OUT} is the output impedance of the CCD, and accuracy is the ratio of the worst-case initial capacitor voltage to the desired final capacitor voltage. For example, if a CCD has 18 black reference pixels, the output impedance of the CCD is 1000 Ω , the LM9800 is configured to clamp for 300 ns, the worst case initial voltage across the capacitor is 10V, and the desired voltage after clamping is 0.05V (accuracy = 10/0.05 = 200), then:

$$C_{CLAMP\ MAX} = \frac{18 \cdot 300\ ns}{1000\Omega \ln(200)} = 1020\ pF$$

The final value for C_{CLAMP} should be equal to or slightly less than $C_{CLAMP\ MAX}$, but no less than $C_{CLAMP\ MIN}$.

The LM9800 has been designed to work with most of the single output CCDs in use, but it is possible that some CCDs could have a combination of high output impedance and low optical black pixel count that would cause $C_{CLAMP\ MIN}$ to be greater than $C_{CLAMP\ MAX}$. In this case the LM9800 can be "short cycled" as shown in Figure 24, by bringing the sync



TL/H/12498-35

FIGURE 24. Example of Short Cycling

pin low and then high again shortly after clamping the black reference pixels. This starts the line over, effectively increasing the number of black reference pixels, giving the capacitor more time to charge up through the output impedance of the CCD. This "short cycling" can be repeated as many times as necessary in order to guarantee that the capacitor is charged up to the required accuracy. Short cycling, if needed at all, is only necessary on power up and at the beginning of new scans where the OS coupling capacitor may have drooped since the previous scan. If the SYNC input is continuously being cycled at the line rate, short cycling is usually not necessary.

Applications Information (Continued)

4.3 GAIN (VGA) Input


The LM9800 has a VGA (Variable Gain Amplifier) that can be used to increase the amplitude of the CCD signal prior to sampling, correction, and digitization. In a greyscale system, the VGA can provide gain for all the pixels. The VGA is activated or bypassed by setting or resetting the **VGA** bit in the configuration register. For greyscale systems using the VGA, the VGA bit and all 3 **Pixel Gain** bits (VGA_a, VGA_b, and VGA_c) should be set to "1".

The gain of the VGA is determined by the voltage on the GAIN input as given by the equation:

$$\text{Gain}_{\text{VGA}} = 1 + 2 \left(\frac{V_{\text{GAIN}} + 0.12\text{V}}{\text{REF OUT}_{\text{MID}}} \right) \frac{V}{V}$$

Where V_{GAIN} is the voltage at the GAIN input of the LM9800. A detailed graph of this function is provided in the **Typical Performance Characteristics** section of the data-sheet. This equation is accurate for the V_{GAIN} voltage range of 0.5V to 2.0V, corresponding to a gain range of x1.5 to x2.7 (typical).

The voltage at the GAIN input may be supplied by a resistive divider between REF OUT_{HI} and AGND or by a voltage output DAC. The divider provides a low cost fixed gain suitable for many applications. The DAC allows fine, closed-loop adjustment of the gain which can eliminate



Note: $10 \text{ k}\Omega \leq R1 + R2 \leq 50 \text{ k}\Omega$

FIGURE 25. GAIN Control with Voltage Divider




FIGURE 26. GAIN Control with DAC

system-to-system CCD gain and light source intensity variations to maximize dynamic range. The DAC0854 has the ideal output voltage range for this application and requires no additional external components.

If the VGA is not going to be used, the GAIN input should be tied to AGND.

4.4 Color Gain Switching

The VGA can also be used in color LM9800-based systems with sequential (serial) color CCD outputs (RGBRGBRGB...). Sequential RGB color CCDs typically have a Blue signal that is substantially lower (30%–70%) in amplitude than the Red and Green signals. The LM9800

can compensate for this by allowing the VGA to be turned on and off at the pixel rate, allowing each pixel in a three pixel triad to have one of two different gains (see Figure 13, VGA Gain Switching). When the VGA is bypassed, the gain through the VGA stage is 1. When the VGA is activated, the gain through the VGA stage is determined by the external voltage on the GAIN input. The Configuration Register controls whether or not gain switching is implemented, and which pixels are routed through the VGA.

Gain switching is controlled by the VGA On/Off bit and the three Pixel Gain bits in the Configuration Register. If the VGA On/Off bit is set to 0, then the VGA is bypassed (a gain of 1) for all pixels. If the VGA On/Off bit is set to 1, then the gain for each pixel inside every three pixel "triad" is set by the **VGA State for Pixel "n"** bits. For example, if the CCD output data is RGBRGBRGB, then the VGA state bits in the configuration register should be 001 (Pixel "a" = 0, Pixel "b" = 0, Pixel "c" = 1). The VGA would then be bypassed for the Red and Green pixels (for an effective gain of 1), and the Blue pixels would be routed through the VGA for amplification (as determined by the voltage on the GAIN input). Note that the VGA is always off (for an effective gain of 1) for the first pixel immediately following the last optical black pixel, regardless of the setting of the gain bit.

Other color configurations are described in section 5.0.

4.5 Correlated Double Sampler (CDS)

Figure 27 shows the output stage of a typical CCD and the resulting output waveform:





FIGURE 27. CDS

Capacitor C1 converts the electrons coming from the CCD's shift register to an analog voltage. The source follower output stage (Q2) buffers this voltage before it leaves the CCD. Q1 resets the voltage across capacitor C1 in between every pixel at intervals 2 and 5. When Q1 is on, the output signal (OS) is at its maximum. After Q1 turns off (period 3), the OS level represents the residual voltage across C1 (V_{RESIDUAL}). V_{RESIDUAL} includes charge injection from Q1, thermal noise from the ON resistance of Q1, and other sources of error. When the shift register clock ($\phi 1$) makes a low to high transition (period 4), the electrons from the next

Applications Information (Continued)

pixel flow into C1. The charge across C1 now contains the voltage proportional to the number of electrons plus V_{RES} . DUAL, an error term. If OS is sampled at the end of period 3 and that voltage is subtracted from the OS at the end of period 4, the $V_{RESIDUAL}$ term is canceled and the noise on the signal is reduced. $([V_{SIGNAL} + V_{RESIDUAL}] - V_{RESIDUAL} = V_{SIGNAL})$. This is the principal of Correlated Double Sampling.

The LM9800 implements CDS with two switched-capacitor S/H amplifiers. The S/Hs acquire a signal within a 50 ns window which can be placed anywhere in the pixel period with 25 ns precision. See Figures 7 and 8 for more detailed timing information.

4.6 Offset DAC

The offset DAC is used to compensate for DC offsets due to the correlated double sampling stage. The offset can be corrected in 15 steps of 1 LSB size between -7 LSB and $+7$ LSB. Note that the DAC comes before the PGA, so any offset errors at this stage are multiplied by the gain of the PGA. The calibration procedure described in section 6.0 demonstrates how to use the DAC to eliminate offset errors before scanning begins.

Note that this DAC is programmed during LM9800 calibration/configuration and is not meant to compensate for pixel-to-pixel CCD offset errors. (CDS cancels the pixel-rate offset errors.)

4.7 Programmable Gain Amplifier (PGA)

The PGA provides 7 bits of pixel-to-pixel gain correction over a 0 dB to 6 dB ($\times 1$ to $\times 2$) range. After the input signal is sampled and held by the CDS stage, it is amplified by the gain indicated by the data ("PGA Code") on the CD0-CD6 databus using the formula:

$$\text{Gain (dB)} = 20 \log_{10} \left(1 + \frac{\text{PGA code}}{128} \right)$$

4.8 Offset Add Bit

In addition to the Offset DAC, there is a bit in the configuration register which, when set, adds a positive 1 LSB offset at the output of the PGA. This offset ensures that any offset between the output of the PGA and the ADC is positive, so that no dark level information is lost due to negative offsets. The calibration procedure described in section 6.0 demonstrates how to set this bit.

4.9 ADC

The ADC converts the normalized analog output signal to an 8-bit digital code. The EOC output goes from high to low to indicate that a new conversion is ready. ADC data can be latched by external memory on the rising edge of EOC. The \overline{RD} input takes the ADC's output buffer in and out of TRI-STATE. \overline{RD} may be tied to \overline{EOC} in many applications, putting the data on the bus only when EOC is low, and allowing other data on the bus (such as CD0-CD6 correction data) at other times. In this way the output data and correction coefficient data can share the same databus (see Figure 12).


4.10 I_{SET} Input

This input is used to set internal bias currents inside the LM9800. It should be tied to V_A through a 75k Ω resistor.

5.0 COLOR

There are several ways to apply the LM9800 in a color system:

5.1 Sequential RGB Output CCD




TL/H/12498-41

FIGURE 28. Sequential RGB Output CCD

The solution shown in Figure 28 provides a 2.5Mpixels/sec (830k RGB pixels/sec) pixel rate using a single LM9800 and no additional external components. It requires a sequential RGB output CCD, and provides inexpensive color at the expense of some resolution and registration.

5.2 Parallel Output CCD, One LM9800




TL/H/12498-42

FIGURE 29. Parallel Output CCD, One LM9800

Figure 29 gives an example of how to use a single LM9800 with a triple-output RGB CCD. In this case an entire line of red is digitized, followed by an entire line of green, then blue. This solution provides the same 2.5Mpixels/sec (for an effective 830k RGB pixels/sec after de-interleaving) pixel rate as the previous solution but uses a higher performance color CCD. The multiplexers select the color to be digitized and the resistor tap voltage corresponding to the desired gain for that color. The resistor ladder and its multiplexer can be replaced with a voltage output DAC (such as the DAC0854) for precision digital control of the gain for each color. Almost any multiplexer can be used since the multiplexer switches at the line rate, not the pixel rate, and goes into a high impedance input. The CD4052 is a good choice.

Applications Information (Continued)

5.3 Parallel Output CCD, Three LM9800s



TL/H/12498-43

FIGURE 30. Parallel Output CCD, Three LM9800s

Figure 30 uses three LM9800s to achieve a 7.5Mpixel/sec (2.5M RGB pixels/sec) pixel rate. The three LM9800s are synchronized by applying the same MCLK and SYNC signals to all three devices. One LM9800 provides the clock signals required for the CCD. Since the coefficient data for all three LM9800s will be latched simultaneously on the rising edge of CCLK, the correction coefficient bus should either be at least 21 bits wide (7 correction coefficient bits by 3 LM9800s) or run at a 7.5 MHz rate and latched into a buffer between the correction coefficient databus and each LM9800. Similarly, the output data for all three LM9800s will be available simultaneously at the 3 output databusses.

6.0 CALIBRATION

To calibrate a LM9800-based system, follow these steps:


6.1 Offset Calibration

This procedure corrects for offsets inside the LM9800. Because the LM9800 uses CDS, very good results can be obtained even if this procedure is not implemented. In this case the Offset DAC and Offset Add bit are simply set to 0. This procedure should be used to achieve maximum performance, however.

1. Set the PGA Gain to 0 dB.
2. Turn off the VGA.
3. Set the Offset DAC to +7 LSB.
4. Set the Offset Add bit to 0.
5. Digitize a black line.
6. Calculate the average (in ADC LSBs) of all the valid pixels in the black line and store that number as "B1".
7. Set the PGA Gain to 6 dB.
8. Digitize a black line.
9. Calculate the average (in ADC LSBs) of all the valid pixels in the black line and store that number as "B2".
10. Program the Offset DAC using the formula: Offset DAC code = $7 + B1 - B2$.
11. If $2B1 > B2$, then set the Offset Add bit to 0. If $2B1 < B2$, set the Offset Add bit to 1.

6.2 Coarse Gain Calibration

The LM9800's PGA corrects for up to 6 dB of variation in the CCD output signal's white level intensity. That 6 dB range has to be centered inside the 6 dB window of correction.




TL/H/12498-44

FIGURE 31. CCD Input Signal In Range

With the VGA off and the PGA set to a gain of 0 dB, the LM9800 expects the maximum CCD white level output to be below 1.2V ($V_{REF IN}$) corresponding to strong pixels, and the minimum white level output voltage to be above 0.6V ($V_{REF IN}/2$), corresponding to weaker CCD pixels or pixels further from the light source. If the variation for a white input is inside this range, as shown in Figure 31, the PGA can correct for it and linearize it.

If the maximum white level voltage (the voltage from the strongest pixels) is greater than 1.2V (Figure 32), the LM9800 will be unable to linearize the CCD's output.




TL/H/12498-45

FIGURE 32. CCD Input Signal Too Strong

In this case it is necessary to decrease the maximum amplitude of the CCD output. Typically this is done by reducing the light source intensity, or decreasing the light integration time of the CCD.

If the minimum white level output voltage (the voltage from the weakest pixels) is less than 0.6V, then a similar situation occurs, as shown in Figure 33.




TL/H/12498-46

FIGURE 33. CCD Input Signal Too Weak

In this case the amplitude for some of the weak pixels is too low, and cannot be corrected for by the 6 dB PGA alone. The amplitude of the CCD's output signal must be increased. This can be accomplished by increasing the intensity of the light source, increasing the integration time of the CCD, or using the LM9800's VGA feature to add gain to the signal prior to the PGA.

Applications Information (Continued)

If the minimum white level is less than 0.6V and the maximum white level is greater than 1.2V, then the LM9800 cannot correct for this amount of pixel-to-pixel variation—the variation is greater than 6 dB (Figure 34). In this case the system should be examined and steps taken to bring the



TL/H/12498-47

FIGURE 34. CCD Input Signal Range Too Wide

variation within a 6 dB window. Typically this can be done by using more even illumination, higher quality CCDs, or better optics.

The coarse gain calibration procedure follows. In scanner systems with low unit-to-unit variations in light intensity and CCD efficiency, this calibration can be done once and fixed for all the systems. Other systems, where the light intensity varies from unit-to-unit or the pixel-to-pixel variation is very close to 6 dB, should do this procedure for every system, either once during manufacture or as part of the calibration routine the scanner does on power-up or before a scan.

1. Set the PGA gain to 0 dB.
2. If using the VGA, turn it on and set the gain voltage to provide the approximate gain required.
3. If not using the VGA, turn it off.
4. Scan a reference line corresponding to the maximum white input the scanner should ever have to digitize.
5. Find the minimum and the maximum (in ADC LSBs) of the valid pixels in the reference line.
6. The reference line should correspond to a desired output code. For example, if the reference is 100% white, the desired output code might be 240 LSBs. If the reference was 80% white (light grey), then the desired output code might be $(240)(0.8) = 192$. If the maximum code obtained after scanning the reference line is less than the desired output code, and the minimum output code is greater than half the desired output code, the signal is in range. Go to section 6.3.
7. If the maximum code obtained after scanning the reference line is greater than the desired output code, and the minimum output code is less than half the desired output code, then there is more than 6 dB of variation on the input signal and the LM9800 will not be able to correct for the variations. The pixel-to-pixel variation must be reduced to less than 6 dB before the LM9800 can correct for variations.
8. If the maximum code obtained after scanning the reference line is greater than the desired output code for that reference, the CCD output is too large. Reduce the light intensity, shorten the integration time, or (if using the VGA) reduce the voltage on the GAIN input. Go back to Step 4.

9. If the minimum code obtained after scanning the reference line is smaller than half the desired output code for that reference, the CCD output is too weak. Increase the light intensity, lengthen the integration time, or (if using the VGA) increase the voltage on the GAIN input. Go back to Step 4.

6.3 PGA Correction Coefficients (Shading Calibration)

Once the input signal has been centered inside the range the LM9800 can correct for, correction coefficients must be generated for each pixel to compensate for the gain error of that pixel.

1. Set the PGA gain to 6 dB.
2. If using the VGA, turn it on and set the gain voltage to provide the required gain (determined by the procedure in Section 6.2).
3. If not using the VGA, turn it off (set the VGA On/Off bit to "0").
4. Scan a reference line corresponding to all white or light grey and store it in memory.
5. Calculate the required gain correction coefficients for each pixel using the formula:

$$\text{Correction Coefficient}_n = 127 \left(\frac{\text{Desired Code}}{\text{Uncorrected Code}_n} - 1 \right)$$

Where **Uncorrected Code_n** is the ADC output code for pixel *n* with the PGA gain = 0 dB, **Desired Code** is the number that corresponds to the desired output from the ADC with the given reference line input, and **Correction Coefficient_n** is the gain correction number that is sent to the CD0–CD6 correction databus to provide gain correction for pixel *n* when digitizing a line with the LM9800's PGA gain correction operating.

All the Correction Coefficients must be stored and sent to the LM9800 through the CD0–CD6 databus for every line scanned.

7.0 POWER SUPPLY CONSIDERATIONS

7.1 General

The LM9800 should be powered by a single +5V source (unless 3V-compatible digital I/O is required—see section 7.2). The analog supplies (*V_A*) and the digital supplies (*V_D* and *V_{D(I/O)}*) are brought out individually to allow separate bypassing for each supply input. They should *not* be powered by two or more different supplies.

In systems with separate analog and digital +5V supplies, all the supply pins of the LM9800 should be powered by the cleaner analog +5V supply. Each supply input should be bypassed to its respective ground with a 0.1 μF capacitor located as close as possible to the supply input pin. A single 10 μF tantalum should be placed near the *V_A* supply pin to provide low frequency bypassing.

To minimize noise, keep the LM9800 and all analog components as far as possible from noise generators, such as switching power supplies and high frequency digital busses. If possible, isolate all the analog components and signals (OS, GAIN, reference inputs and outputs, *V_A*, AGND, *I_{SET}*) on an analog ground plane, separate from the digital ground plane. The two ground planes should be tied together at a single point, preferably the point where the power supply enters the PCB.

6501124 0098356 565

Applications Information (Continued)

7.2 3V Compatible Digital I/O

If 3V digital I/O operation is desired, the $V_{D(I/O)}$ pin may be powered by a separate $3V \pm 10\%$ or $3.3V \pm 10\%$ supply. In this case all the digital I/O pins (CD0–CD6, CCLK, MCLK, DD0–DD7, EOC, RD, SYNC, CS, SCLK, SDO, and SDI) will be 3V compatible. (The CCD clock signals ($\phi 1$, $\phi 2$, RS, and TR) remain 5V outputs, powered by V_{DD} .) In this case the $V_{D(I/O)}$ input should be bypassed to DGND(I/O) with a parallel combination of a 0.1 μF capacitor and a 10 μF tantalum capacitor.

7.3 Power Down Mode

Setting the Power Down bit to a "1" puts the device in a low power standby mode. The CCD outputs ($\phi 1$, $\phi 2$, RS, and TR) are pulled low and the analog sections are turned off to conserve power. The digital logic will continue to operate if MCLK continues and SYNC is held high, so for minimum power dissipation MCLK should be stopped when the LM9800 enters the Power Down mode. Recovery from Power Down typically takes 50 μs (the time required for the reference voltages to settle to 0.5 LSB accuracy).

8.0 A TYPICAL APPLICATION

Figure 35 shows the interface between the LM9800 and a typical even/odd output CCD, the TCD1250. The interface for most other CCDs will be similar, the only differences being the values for the clamp capacitor and the values for the series resistors, if needed. The clamp capacitor value is determined as shown in section 4.2. The resistor values are usually given in the CCD's datasheet. If the datasheet's requirement is given as a particular rise/fall time, the resistor can be chosen using the graph of $\phi 1$, $\phi 2$, RS and TR Rise Times Through A Series Resistance vs. Load Capacitance graph in the Typical Performance Characteristics





FIGURE 35. CCD Interface Example

section. Given the required rise time and the input capacitance of the input being driven, the resistor value can be estimated from the graph.

Table III shows the Configuration Register parameters recommended for use as a starting point for most even/odd CCDs. The Mode is set to Even/Odd, RS Pulse Width is set

to its minimum value, and RS polarity is positive. The timing, shown in Figure 36, is determined by the RS, SR, and SS registers. The RS pulse position (RS) is set to 10, dividing the pixel period so that the signal portion is available for the first 5 MCLKs following a $\phi 1$ clock edge and the black reference portion appears during the last 2 MCLKs (following the 1 MCLK wide reset pulse). Sample Reference (SR) is set to 14, so it samples the black reference just before the next $\phi 1$ clock edge. Sample Signal (SS) is set to 8, so it samples the black reference just before the next reset pulse. These values can be adjusted to account for differences in CCDs, CCD data delays, settling time, etc., but this is often not necessary.




TL/H/12498-51

FIGURE 36. Typical Even/Odd Timing

All 4 digital outputs ($\phi 1$, $\phi 2$, RS, and TR) are enabled. The TR pulse width is set to the minimum, 20 MCLKs, as is the guardband between $\phi 1$ and TR. Either of these settings can be increased if necessary.

The TR polarity is positive, as is the RS polarity. Some CCDs may require one or both of these signals to be inverted, in which case the corresponding bit can be set to a "1". If there is an inverting buffer between the LM9800 and the CCD, these bits can be also used to correct the output polarity at the CCD. Note that if $\phi 1$ and $\phi 2$ are inverted, then $\phi 2$ should be used as $\phi 1$ at the CCD, and $\phi 1$ should be used as $\phi 2$ at the CCD (Figure 37).



TL/H/12498-52

FIGURE 37. $\phi 1$ and $\phi 2$ After Inversion

The number of dummy pixels and optical black reference pixels are given in the CCD's datasheet. The dummy pixel register should be programmed with the number of dummy pixels in the CCD + 1 (for example, if the CCD has 16 dummy pixels then the register should contain 17). The optical black reference register should be programmed with the number of optical black pixels in the CCD.

The PGA gain coefficient register and PGA Gain Source bit are used during calibration (see section 6.0). The Power Down bit should be set to 0 for normal operation. The Offset Add bit is also programmed during calibration.

Applications Information (Continued)

The VGA settings should be all zeros (0 0 0 0) if the VGA is not going to be used, or all ones (1 1 1 1) if the VGA will be used to provide additional input signal gain. If using a sequential color CCD, see section 4.4).

The Offset DAC bits are programmed during calibration (section 6.0). The Test Mode bits should always be set to "0".

9.0 HINTS AND COMMON SYSTEM DESIGN PROBLEMS

9.1 Reading and Writing to the Configuration Register

The Configuration Register sends and receives data LSB (Least Significant Byte) first. Some microcontrollers send out data MSB (Most Significant Byte) first.

The SYNC pin must be high to send/receive data to/from the Configuration Register.

9.2 Examine the CCLK and EOC Timing

As explained earlier, this timing depends on the position of the Sample Reference (SR) pulse, and for some values of SR it is not what you would expect. Pay close attention to Timing Diagrams (Figures 17-20).


9.3 Setting the Dummy and Optical Black Pixel Registers

The minimum value in the Dummy Pixels register is 1. Note that the value in this register should be equal to 1 plus the actual number of dummy pixels in the CCD. For example, if the CCD being used with the LM9800 has 12 dummy pixels, this register should be set to 13. The minimum number in the Optical Black Pixels register is 1.

TABLE III. Configuration Register Example Data

A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	Standard Mode or Even/Odd Mode	RS Pulse Width		RS Pulse Polarity	RS Pulse Position (Minimum Value is 1)			
			1	0	0	0	1	0	1	0
0	0	1	Sample Reference Position				Sample Signal Position			
			1	1	1	0	1	0	0	0
0	1	0	$\phi 1$ Enable	$\phi 2$ Enable	RS Enable	TR Enable	TR Pulse Width		TR- $\phi 1$ Guardband	TR Polarity
			1	1	1	1	0	0	0	0
0	1	1	Dummy Pixels (Minimum Value is 1)							
			Set to 1 + Number of Dummy Pixels Given in CCD Datasheet							
1	0	0	Optical Black Pixels (Minimum Value is 1)							
			Set to Number of Optical Black Pixels Given in CCD Datasheet							
1	0	1	PGA Gain Coefficient							
			0	GAIN6	GAIN5	GAIN4	GAIN3	GAIN2	GAIN1	GAIN0
1	1	0	PGA Gain Source	Test Mode	Power-down	Offset Add	VGA On/Off	VGA State Pixel c	VGA State Pixel b	VGA State Pixel a
			PGASRC	0	0	OFFADD	0 1	0 1	0 1	0 1
1	1	1	Offset DAC Sign	Offset DAC MSB	Offset DAC	Offset DAC LSB	Test Modes			
			ODSIGN	VOS2	VOS1	VOS0	0	0	0	0

Physical Dimensions inches (millimeters)



V52A (REV D)




52-Lead Plastic Leaded Chip Carrier (PLCC)
Order Number LM9800CCV
NS Package Number V52A

6501124 0098359 274

33

Physical Dimensions inches (millimeters) (Continued)

Lit. # 108312-001



DETAIL A
TYPICAL

VEG52A (REV A)

52-Lead Thin Quad Flat Pack
Order Number LM9800CCVF
NS Package Number VEG52A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

49533



National Semiconductor Corporation
2900 Semiconductor Drive
P.O. Box 58090
Santa Clara, CA 95052-8090
Tel: (1800) 272-9959
TWX: (910) 339-9240

National Semiconductor GmbH
Livy-Gargan-Str. 10
D-62256 Fürstentfeldbruck
Germany
Tel: (81-41) 35-0
Telex: 527640
Fax: (81-41) 35-1

National Semiconductor Japan Ltd.
Sumitomo Chemical
Engineering Center
Bldg. 7F
1-7-1, Nakase, Mihama-Ku
Chiba-City,
Chiba Prefecture 261
Tel: (043) 299-2900
Fax: (043) 299-2500

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1800
Fax: (852) 2736-9960

National Semiconductores Do Brasil Ltda.
Rue Deputado Lacorda Franco
120-3A
Sao Paulo-SP
Brazil 05418-000
Tel: (55-11) 212-5068
Telex: 391-1131931 NSBR BR
Fax: (55-11) 212-1181

National Semiconductor (Australia) Pty. Ltd.
Building 16
Business Park Drive
Monash Business Park
Nottingham, Melbourne
Victoria 3168 Australia
Tel: (3) 558-9999
Fax: (3) 558-9998

National does not assu

.....

6501124 0098360 T96

34