TLV2241, TLV2242, TLV2244 FAMILY OF 1-μA/Ch RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS


SLOS329C - JULY 2000 REVISED - NOVEMBER 2000

- Micropower Operation . . . 1 μA/Channel
- Rail-to-Rail Input/Output
- Gain Bandwidth Product . . . 5.5 kHz
- Supply Voltage Range . . . 2.5 V to 12 V
- Specified Temperature Range
 - $-T_A = 0$ °C to 70°C . . . Commercial Grade
 - $-T_A = -40^{\circ}C$ to $125^{\circ}C$. . . Industrial Grade
- Ultrasmall Packaging
 - 5-Pin SOT-23 (TLV2241)
 - 8-Pin MSOP (TLV2242)
- Universal OpAmp EVM

description


The TLV224x family of single-supply operational amplifiers offers very low supply current of only 1 µA per channel.

The low supply current is coupled with extremely low input bias currents enabling them to be used with mega- Ω resistors making them ideal for portable, long active life, applications. DC accuracy is ensured with a low typical offset voltage as low as 600 μ V, CMRR of 100 dB, and minimum open loop gain of 100 V/mV at 2.7 V.





SUPPLY CURRENT vs SUPPLY VOLTAGE



The maximum recommended supply voltage is as high as 12 V and ensured operation down to 2.5 V, with electrical characteristics specified at 2.7 V, 5 V and 12 V. The 2.5-V operation makes it compatible with Li-Ion battery-powered systems and many micropower microcontrollers available today including Tl's MSP430.

FAMILY PACKAGE TABLE

| DEVICE | NO. OF Ch | | UNIVERSAL | | | | |
|---------|------------|------|-----------|--------|-------|------|------------------|
| DEVICE | NO. OF CII | PDIP | SOIC | SOT-23 | TSSOP | MSOP | EVM |
| TLV2241 | 1 | 8 | 8 | 5 | _ | _ | Refer to the EVM |
| TLV2242 | 2 | 8 | 8 | _ | _ | 8 | Selection Guide |
| TLV2244 | 4 | 14 | 14 | _ | 14 | _ | (Lit# SLOU060) |

SELECTION OF SINGLE SUPPLY OPERATIONAL AMPLIFIER PRODUCTST

| DEVICE | V _{DD} (V) | V _{IO} (mV) | BW (MHz) | SLEW RATE (V/μs) | I _{DD} (PER CHANNEL) (μA) | RAIL-TO-RAIL |
|----------------------|------------------------|-------------------------|-------------|---------------------|---------------------------------------|--------------|
| TLV240x [‡] | 2.5–16 | 0.390 | 0.005 | 0.002 | 0.880 | I/O |
| TLV224x | 2.5–12 | 0.600 | 0.005 | 0.002 | 1 | I/O |
| TLV2211 | 2.7–10 | 0.450 | 0.065 | 0.025 | 13 | 0 |
| TLV245x | 2.7–6 | 0.020 | 0.22 | 0.110 | 23 | I/O |
| TLV225x | 2.7–8 | 0.200 | 0.2 | 0.12 | 35 | 0 |

[†] All specifications are typical values measured at 5 V.

[‡] This device also offers 18-V reverse battery protection and 5-V over-the-rail operation on the inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



TLV2241, TLV2242, TLV2244 FAMILY OF 1-µA/Ch RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS

SLOS329C - JULY 2000 REVISED - NOVEMBER 2000

TLV2241 AVAILABLE OPTIONS

| | V | | PACKAGED DEVICES | | | | | |
|----------------|--------------------------------|-----------------------------------|------------------------------|---------|--------------------|--|--|--|
| TA | V _{IO} max AT 25°C | SMALL OUTLINE [†] (D) | SOT-23 [‡] (DBV) | SYMBOLS | PLASTIC DIP (P) | | | |
| 0°C to 70°C | 3000 μV | TLV2241CD | _ | _ | _ | | | |
| -40°C to 125°C | 3000 μν | TLV2241ID | TLV2241IDBV | VBEI | TLV2241IP | | | |

[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2241CDR).

TLV2242 AVAILABLE OPTIONS

| | | | PACKAGED D | EVICES | | |
|----------------|--------------------------------|-----------------------------------|-------------------|---------|--------------------|--|
| TA | V _{IO} max AT 25°C | SMALL OUTLINE [†] (D) | (D) (DGK) SYMBOLS | | PLASTIC DIP (P) | |
| 0°C to 70°C | 2000 111/ | TLV2242CD | _ | _ | _ | |
| -40°C to 125°C | 3000 μV | TLV2242ID | TLV2242IDGK | xxTIALE | TLV2242IP | |


[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2242CDR).

TLV2244 AVAILABLE OPTIONS

| | | PA | CKAGED DEVICES | |
|----------------|--|-----------|--------------------|---------------|
| TA | T _A V _{IO} max AT 25°C S | | PLASTIC DIP (N) | TSSOP (PW) |
| 0°C to 70°C | 3000 μV | TLV2244CD | _ | _ |
| -40°C to 125°C | 3000 μν | TLV2244ID | TLV2244IN | TLV2244IPW |

[†]This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2244CDR).

TLV224x PACKAGE PINOUTS





[‡] This package is available in a 250 piece mini-reel. To order this package, add a T suffix to the part number (e.g., TLV2241DBVT). This package is also available in a 3000 piece reel, add a R suffix to the part number (e.g., TLV2241DBVR).

TLV2241, TLV2242, TLV2244 FAMILY OF 1-μA/Ch RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS

SLOS329C - JULY 2000 REVISED - NOVEMBER 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| 0 - 1/ |
|--------|
| 6.5 V |
| VCC |
| 0 mA |
| 0 mA |
| Table |
| 70°C |
| 125°C |
| 150°C |
| 150°C |
| 260°C |
| |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential voltages, are with respect to GND

DISSIPATION RATING TABLE

| PACKAGE | (∘C/W) ⊝JC | [⊝] JA (°C/W) | $T_{\mbox{$\mbox{A}}} \leq 25^{\circ}\mbox{$\mbox{$C$}}$ POWER RATING | T _A = 125°C POWER RATING |
|---------|---------------|---------------------------|---|--|
| D (8) | 38.3 | 176 | 710 mW | 142 mW |
| D (14) | 26.9 | 122.6 | 1022 mW | 204.4 mW |
| DBV (5) | 55 | 324.1 | 385 mW | 77.1 mW |
| DGK (8) | 54.2 | 259.9 | 481 mW | 96.2 mW |
| N (14) | 32 | 78 | 1600 mW | 320.5 mW |
| P (8) | 41 | 104 | 1200 mW | 240.4 mW |
| PW (14) | 29.3 | 173.6 | 720 mW | 144 mW |

recommended operating conditions

| | | MIN | MAX | UNIT | |
|---|---------------|-------|-----|------|--|
| Supply voltage Vee | Single supply | 2.5 | 12 | V | |
| Supply voltage, V _{CC} | Split supply | ±1.25 | | | |
| Common-mode input voltage range, V _{ICR} | | 0 | VCC | V | |
| Operation from air temperature T. | C-suffix | 0 | 70 | °C | |
| Operating free-air temperature, T _A | I-suffix | -40 | 125 | | |



TLV2241, TLV2242, TLV2244 FAMILY OF 1- μ A/Ch RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS

SLOS329C - JULY 2000 REVISED - NOVEMBER 2000

electrical characteristics at recommended operating conditions, V_{CC} = 2.7, 5 V, and 12 V (unless otherwise noted)[‡]

dc performance

| | PARAMETER | TEST CONDITIO | NS | T _A † | MIN | TYP | MAX | UNIT |
|--------|-------------------------------------|---|-------------------------|------------------|-----|------|------|-------|
| V | Input offeet voltege | ., ., ., | | 25°C | | 600 | 3000 | \/ |
| VIO | Input offset voltage | $V_O = V_{CC}/2 V$, $V_{IC} = V_{CC}/2 V$, $R_S = 50 \Omega$ | | Full range | | | 4500 | μV |
| αγιο | Offset voltage drift | VIC = VCC/2 V, 113 = 00 22 | | 25°C | | 3 | | μV/°C |
| | | | V _{CC} = 2.7 V | 25°C | 55 | 100 | | |
| | CMRR Common-mode rejection ratio | $V_{IC} = 0$ to V_{CC} , $R_S = 50 \Omega$ | VCC = 2.7 V | Full range | 50 | | | dB |
| CMDD | | | V _{CC} = 5 V | 25°C | 60 | 100 | | |
| CIVIKK | | | | Full range | 53 | | | |
| | | | V _{CC} = 12 V | 25°C | 60 | 100 | | |
| | | | | Full range | 55 | | | |
| | | Vac 27V Vac > 4V | D. 500 kO | 25°C | 100 | 400 | | |
| | | $V_{CC} = 2.7 \text{ V}, V_{O(pp)} = 1 \text{ V},$ | KC = 200 K22 | Full range | 30 | | | |
| | Large-signal differential voltage | V 5V V 2V | D. 500 kg | 25°C | 250 | 1000 | | \//\/ |
| AVD | amplification | $V_{CC} = 5 \text{ V}, V_{O(pp)} = 3 \text{ V},$ | KC = 200 K73 | Full range | 100 | | | V/mV |
| | | V 40V V 0V | D 50010 | 25°C | 700 | 1500 | | |
| | $V_{CC} = 12 \text{ V}, V_{O(pp)}$ | | ∠ = 200 K73 | Full range | 120 | | | |

[†] Full range is 0°C to 70°C for the C suffix and –40°C to 125°C for the I suffix. If not specified, full range is –40°C to 125°C.

input characteristics

| | PARAMETER | TEST CONDITIO | NS | T _A † | MIN | TYP | MAX | UNIT | |
|--------------------------------------|-------------------------------|---|----------|------------------|-----|-----|------------------|------|--|
| I _{IO} Input offset current | | | | 25°C | | 25 | 250 | pА | |
| | Input offset current | | TLV224xC | Full seeses | | | 300 | | |
| | | $V_O = V_{CC}/2 V$ | TLV224xI | Full range | | | 400 | | |
| | | $V_O = V_{CC}/2 V$, $V_{IC} = V_{CC}/2 V$, $R_S = 50 \Omega$ | | 25°C | | 100 | 500 | | |
| I_{IB} | Input bias current | | TLV224xC | Full range | | | 550 | рА | |
| | | | TLV224xI | rull range | | | 1000 | | |
| r _{i(d)} | Differential input resistance | | | 25°C | | 300 | , and the second | ΜΩ | |
| C _{i(c)} | Common-mode input capacitance | f = 100 kHz | | 25°C | | 3 | | pF | |

[†] Full range is 0°C to 70°C for the C suffix and –40°C to 125°C for the I suffix. If not specified, full range is –40°C to 125°C.



[‡] Specifications at 5 V are ensured by design and device testing at 2.7 V and 12 V.

SLOS329C - JULY 2000 REVISED - NOVEMBER 2000

electrical characteristics at recommended operating conditions, V_{CC} = 2.7, 5 V, and 12 V (unless otherwise noted)[‡] (continued)

output characteristics

| | PARAMETER | TEST CON | IDITIONS | T _A † | MIN | TYP | MAX | UNIT |
|---|---------------------------|--|-----------------------------|------------------|-------|-------|-----|------|
| | | | V _{CC} = 2.7 V | 25°C | 2.65 | 2.68 | | |
| | | $V_{IC} = V_{CC}/2$, $I_{OH} = -2 \mu A$ | VCC = 2.7 V Fu | Full range | 2.63 | | | |
| | | | V _{CC} = 5 V | 25°C | 4.95 | 4.98 | | |
| | | | $OH = -2 \mu A$ $VCC = 5 V$ | Full range | 4.93 | | | |
| | | | Voc - 12 V | 25°C | 11.95 | 11.98 | | |
| \ _{\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\} | High lovel output voltage | | V _{CC} = 12 V | Full range | 11.93 | | | V |
| VOH | High-level output voltage | V V/2 | V _{CC} = 2.7 V | 25°C | 2.62 | 2.65 | | |
| | | | | Full range | 2.6 | | | |
| | | | V _{CC} = 5 V | 25°C | 4.92 | 4.95 | | |
| | | | ACC = 2 A | Full range | 4.9 | | | |
| | | | V 40 V | 25°C | 11.92 | 11.95 | |] |
| | | | V _{CC} = 12 V | Full range | 11.9 | | | |
| | | Via - Vaa/2 Ia | - 2 u A | 25°C | | 90 | 150 | |
| \/a. | Low lovel output voltage | $V_{IC} = V_{CC}/2$, $I_{OL} = 2 \mu A$ | | Full range | | | 180 | mV |
| VOL | Low-level output voltage | $V_{IC} = V_{CC}/2$, $I_{OL} = 50 \mu A$ | | 25°C | | 180 | 230 | |
| | | | | Full range | | | 260 | |
| IO | Output current | $V_O = 0.5 \text{ V from}$ | rail | 25°C | | ±200 | · | μΑ |

[†] Full range is 0° C to 70° C for the C suffix and -40° C to 125° C for the I suffix. If not specified, full range is -40° C to 125° C.

power supply

| | PARAMETER | TEST CONDITIONS | | T _A † | MIN | TYP | MAX | UNIT |
|------|--|--------------------------------|---|------------------|-----|------|------|------|
| | | | V _{CC} = 2.7 V or 5 V | 25°C | | 980 | 1200 | |
| | Supply current (per channel) | $V_O = V_{CC}/2$ | 1 - 1 | | | | 1500 | |
| l'cc | ICC Supply current (per channel) | | V _{CC} = 12 V | 25°C | | 1000 | 1250 | nA |
| | | | | Full range | | | 1550 |] |
| | | $V_{CC} = 2.7 \text{ to 5 V},$ | | 25°C | 70 | 100 | | dB |
| | Device comply rejection retire | $V_{IC} = V_{CC}/2 V$ | TLV224xC | Eull rongo | 65 | | | иБ |
| PSRR | Power supply rejection ratio (ΔV _{CC} /ΔV _{IO}) | No load, | TLV224xI | Full range | 60 | | | dB |
| | (2.00/21/0/ | V _{CC} = 5 to 12 V, | / _{IC} = V _{CC} /2 V, | 25°C | 70 | 100 | | dB |
| | | No load | | Full range | 70 | | | uБ |

[†] Full range is 0°C to 70°C for the C suffix and –40°C to 125°C for the I suffix. If not specified, full range is –40°C to 125°C.



[‡] Specifications at 5 V are ensured by design and device testing at 2.7 V and 12 V.

TLV2241, TLV2242, TLV2244 FAMILY OF 1-µA/Ch RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS

SLOS329C - JULY 2000 REVISED - NOVEMBER 2000

electrical characteristics at recommended operating conditions, V_{CC} = 2.7, 5 V, and 12 V (unless otherwise noted)[‡] (continued)

dynamic performance

| | PARAMETER | TEST CONDITION | IS | TA | MIN TYP | MAX | UNIT | |
|----------------|-------------------------|---|-------------------------|------|---------|-----|---------|--|
| UGBW | Unity gain bandwidth | $R_L = 500 \text{ k}\Omega$, | C _L = 100 pF | 25°C | 5.5 | | kHz | |
| SR | Slew rate at unity gain | $V_{O(pp)} = 0.8 \text{ V}, \qquad R_{L} = 500 \text{ k}\Omega,$ | C _L = 100 pF | 25°C | 2 | | V/ms | |
| φМ | Phase margin | $R_{I} = 500 \text{ k}\Omega, \qquad C_{I} = 100 \text{ pF}$ | | 25°C | 60 | | | |
| | Gain margin | KL = 500 K22, | | 25 C | 15 | | dB | |
| | Settling time | $V_{CC} = 2.7 \text{ or } 5 \text{ V},$ $V_{(STEP)PP} = 1 \text{ V}, C_L = 100 \text{ pF},$ $A_V = -1, R_L = 100 \text{ k}\Omega$ | 0.1% | 25°C | 1.84 | | | |
| t _S | | V _{CC} = 12 V, | 0.1% | 25 C | 6.1 | | ms | |
| | | $V(STEP)PP = 1 V$, $C_L = 100 pF$, $A_V = -1$, $R_L = 100 k\Omega$ | 0.01% | 1 | 32 | | | |

noise/distortion performance


| | PARAMETER | TEST CONDITIONS | TA | MIN | TYP | MAX | UNIT |
|----|--------------------------------|-----------------|------|-----|-----|-----|------------|
| V | Equivalent input poice veltage | f = 10 Hz | | | 800 | | ->//s/I-I= |
| ٧n | Equivalent input noise voltage | f = 100 Hz | 25°C | | 500 | | nV/√Hz |
| In | Equivalent input noise current | f = 100 Hz | | | 8 | | fA/√Hz |

[‡] Specifications at 5 V are ensured by design and device testing at 2.7 V and 12 V.



Table of Graphs

| | | | FIGURE |
|----------------|---------------------------------------|------------------------------|------------|
| VIO | Input offset voltage | vs Common-mode input voltage | 1, 2, 3 |
| l.= | lanut higo gurrant | vs Free-air temperature | 4, 6, 8 |
| IB | Input bias current | vs Common-mode input voltage | 5, 7, 9 |
| lia | Input offset current | vs Free-air temperature | 4, 6, 8 |
| lio | input onset current | vs Common-mode input voltage | 5, 7, 9 |
| CMRR | Common-mode rejection ratio | vs Frequency | 10 |
| VOH | High-level output voltage | vs High-level output current | 11, 13, 15 |
| VOL | Low-level output voltage | vs Low-level output current | 12, 14, 16 |
| VO(PP) | Output voltage peak-to-peak | vs Frequency | 17 |
| Z _O | Output impedance | vs Frequency | 18 |
| Icc | Supply current | vs Supply voltage | 19 |
| PSRR | Power supply rejection ratio | vs Frequency | 20 |
| AVD | Differential voltage gain | vs Frequency | 21 |
| | Phase | vs Frequency | 21 |
| | Gain-bandwidth product | vs Supply voltage | 22 |
| SR | Slew rate | vs Free-air temperature | 23 |
| φm | Phase margin | vs Capacitive load | 24 |
| | Gain margin | vs Capacitive load | 25 |
| | Voltage noise over a 10 Second Period | | 26 |
| | Large-signal voltage follower | | 27, 28, 29 |
| | Small-signal voltage follower | | 30 |
| | Large-signal inverting pulse response | | 31, 32, 33 |
| | Small-signal inverting pulse response | | 34 |
| | Crosstalk | vs Frequency | 35 |







Figure 2


INPUT BIAS / OFFSET CURRENT


COMMON MODE INPUT




INPUT OFFSET VOLTAGE









INPUT BIAS / OFFSET CURRENT FREE-AIR TEMPERATURE 600







INPUT BIAS / OFFSET CURRENT VS **COMMON-MODE INPUT VOLTAGE**









INPUT BIAS / OFFSET CURRENT VS **COMMON-MODE INPUT**














DIFFERENTIAL VOLTAGE GAIN AND PHASE




SLEW RATE vs




POWER SUPPLY REJECTION RATIO




GAIN BANDWIDTH PRODUCT vs



PHASE MARGIN







LARGE SIGNAL FOLLOWER PULSE RESPONSE






Figure 27


LARGE SIGNAL FOLLOWER PULSE RESPONSE




VOLTAGE NOISE OVER A 10 SECOND PERIOD




LARGE SIGNAL FOLLOWER PULSE RESPONSE




SMALL SIGNAL FOLLOWER PULSE RESPONSE







LARGE SIGNAL INVERTING PULSE RESPONSE








Figure 32 SMALL SIGNAL INVERTING PULSE RESPONSE








Figure 35



SLOS329C - JULY 2000 REVISED - NOVEMBER 2000

APPLICATION INFORMATION

offset voltage

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 36. Output Offset Voltage Model

general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 37).




Figure 37. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 38. 2-Pole Low-Pass Sallen-Key Filter



TLV2241, TLV2242, TLV2244 FAMILY OF 1-µA/Ch RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS

SLOS329C - JULY 2000 REVISED - NOVEMBER 2000

APPLICATION INFORMATION

circuit layout considerations

To achieve the levels of high performance of the TLV224x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all
 components with a low inductive ground connection. However, in the areas of the amplifier inputs and
 output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets—Sockets can be used but are not recommended. The additional lead inductance in the socket pins
 will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board
 is the best implementation.
- Short trace runs/compact part placements—Optimum high performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high
 performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
 surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
 size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
 inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
 kept as short as possible.



SLOS329C - JULY 2000 REVISED - NOVEMBER 2000

APPLICATION INFORMATION

general power dissipation considerations

For a given θ_{JA} , the maximum power dissipation is shown in Figure 39 and is calculated by the following formula:

$$\mathsf{P}_\mathsf{D} = \left(\frac{\mathsf{T}_\mathsf{MAX}^{-\mathsf{T}}\mathsf{A}}{\theta_\mathsf{JA}}\right)$$

Where:

P_D = Maximum power dissipation of THS224x IC (watts)

T_{MAX} = Absolute maximum junction temperature (150°C)


 T_A = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$

 θ_{JC} = Thermal coefficient from junction to case

 θ_{CA} = Thermal coefficient from case to ambient air (°C/W)

MAXIMUM POWER DISSIPATION vs FREE-AIR TEMPERATURE



NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 39. Maximum Power Dissipation vs Free-Air Temperature

SLOS329C – JULY 2000 REVISED - NOVEMBER 2000

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim $Parts^{TM}$ Release 8, the model generation software used with Microsim $PSpice^{TM}$. The Boyle macromodel (see Note 2) and subcircuit in Figure 40 are generated using the TLV224x typical electrical and operating characteristics at $T_A = 25^{\circ}C$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 2: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 40. Boyle Macromodels and Subcircuit

PSpice and Parts are trademarks of MicroSim Corporation.







10-Jun-2014

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish (6) | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|----------------------|--------------------|--------------|-------------------------|---------|
| TLV2241ID | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 22411 | Sample |
| TLV2241IDBVR | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | VBEI | Sample |
| TLV2241IDBVRG4 | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | VBEI | Sample |
| TLV2241IDBVT | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | VBEI | Sample |
| TLV2241IDBVTG4 | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | VBEI | Sample |
| TLV2241IDR | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 22411 | Sample |
| TLV2241IP | ACTIVE | PDIP | Р | 8 | 50 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -40 to 125 | TLV2241I | Sample |
| TLV2241IPE4 | ACTIVE | PDIP | Р | 8 | 50 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -40 to 125 | TLV2241I | Sample |
| TLV2242CD | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 2242C | Sample |
| TLV2242CDR | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 2242C | Sample |
| TLV2242CDRG4 | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 2242C | Sample |
| TLV2242ID | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 22421 | Sample |
| TLV2242IDG4 | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 22421 | Sample |
| TLV2242IDGK | ACTIVE | VSSOP | DGK | 8 | 80 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | ALE | Sample |
| TLV2242IDGKR | ACTIVE | VSSOP | DGK | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | ALE | Sample |
| TLV2242IDGKRG4 | ACTIVE | VSSOP | DGK | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | ALE | Samples |
| TLV2242IDR | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 22421 | Sample |



PACKAGE OPTION ADDENDUM

10-Jun-2014

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|--------------------|--------------|----------------------|---------|
| TLV2242IP | ACTIVE | PDIP | Р | 8 | 50 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -40 to 125 | TLV2242I | Samples |
| TLV2244CD | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | TLV2244C | Samples |
| TLV2244ID | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TLV2244I | Samples |
| TLV2244IDG4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TLV2244I | Samples |
| TLV2244IDR | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TLV2244I | Samples |
| TLV2244IN | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -40 to 125 | TLV2244I | Samples |
| TLV2244IPW | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 22441 | Samples |
| TLV2244IPWG4 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 22441 | Samples |
| TLV2244IPWR | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 22441 | Samples |
| TLV2244IPWRG4 | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 22441 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

10-Jun-2014

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Sep-2012


TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TLV2241IDBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 9.0 | 3.15 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV2241IDBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 9.0 | 3.15 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV2241IDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TLV2241IDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TLV2242CDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TLV2242IDGKR | VSSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| TLV2242IDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TLV2244IDR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| TLV2244IPWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

www.ti.com 21-Sep-2012



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TLV2241IDBVR | SOT-23 | DBV | 5 | 3000 | 182.0 | 182.0 | 20.0 |
| TLV2241IDBVT | SOT-23 | DBV | 5 | 250 | 182.0 | 182.0 | 20.0 |
| TLV2241IDR | SOIC | D | 8 | 2500 | 340.5 | 338.1 | 20.6 |
| TLV2241IDR | SOIC | D | 8 | 2500 | 367.0 | 367.0 | 35.0 |
| TLV2242CDR | SOIC | D | 8 | 2500 | 340.5 | 338.1 | 20.6 |
| TLV2242IDGKR | VSSOP | DGK | 8 | 2500 | 358.0 | 335.0 | 35.0 |
| TLV2242IDR | SOIC | D | 8 | 2500 | 340.5 | 338.1 | 20.6 |
| TLV2244IDR | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 38.0 |
| TLV2244IPWR | TSSOP | PW | 14 | 2000 | 367.0 | 367.0 | 35.0 |

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>