

SCCS022A - MAY 1994 - REVISED OCTOBER 2001

- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V<sub>OH</sub> (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- Edge-Triggered D-Type Inputs
- 250-MHz Typical Switching Rate
- CY54FCT374T
  - 32-mA Output Sink Current
  - 12-mA Output Source Current
- CY74FCT374T
  - 64-mA Output Sink Current
  - 32-mA Output Source Current
- 3-State Outputs

#### CY54FCT374T . . . D PACKAGE CY74FCT374T . . . P, Q, OR SO PACKAGE (TOP VIEW)



## CY54FCT374T . . . L PACKAGE (TOP VIEW)



#### description

The 'FCT374T devices are high-speed, low-power, octal D-type flip-flops, featuring separate D-type inputs for each flip-flop. These devices have 3-state outputs for bus-oriented applications. A buffered clock (CP) and output-enable  $(\overline{OE})$  inputs are common to all flip-flops. The eight flip-flops in the 'FCT374T store the state of their individual D inputs that meet the setup-time and hold-time requirements on the low-to-high CP transition. When  $\overline{OE}$  is low, the contents of the eight flip-flops are available at the outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state. The state of  $\overline{OE}$  does not affect the state of the flip-flops.

These devices are fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **ORDERING INFORMATION**

TA	PACI	KAGE†	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	QSOP – Q	Tape and reel	5.2	CY74FCT374CTQCT	FCT374C	
	SOIC - SO	Tube		CY74FCT374CTSOC	FCT374C	
	3010 - 30	Tape and reel	5.2	CY74FCT374CTSOCT	FC1374C	
	DIP – P	Tube	6.5	CY74FCT374ATPC	CY74FCT374ATPC	
4000 to 0500	QSOP – Q	Tape and reel	6.5	CY74FCT374ATQCT	FCT374A	
–40°C to 85°C	SOIC - SO	Tube	6.5	CY74FCT374ATSOC	FCT374A	
	3010 - 30	Tape and reel	6.5	CY74FCT374ATSOCT	FC1374A	
	QSOP – Q	Tape and reel	10	CY74FCT374TQCT	FCT374	
	SOIC - SO	Tube	10	CY74FCT374TSOC	FCT374	
	3010 - 30	Tape and reel	10	CY74FCT374TSOCT	FC13/4	
	CDIP – D	Tube	6.2	CY54FCT374CTDMB		
	LCC – L	Tube	6.2	CY54FCT374CTLMB		
–55°C to 125°C	CDIP – D	Tube	7.2	CY54FCT374ATDMB		
-55 0 10 125 0	LCC – L	Tube	7.2	CY54FCT374ATLMB		
	CDIP – D	Tube	11	CY54FCT374TDMB		
	LCC – L	Tube	11	CY54FCT374TLMB	_	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


### **FUNCTION TABLE**

	INPUTS		OUTPUT
D	СР	OE	0
Н	1	L	Н
L	$\uparrow$	L	L
Х	X	Н	Z

H = High logic level, L = Low logic level,

X = Don't care, Z = High-impedance state, ↑ = Low-to-high clock transition

## logic diagram (positive logic)





SCCS022A - MAY 1994 - REVISED OCTOBER 2001

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential		0.5	V to 7 V
DC input voltage range		0.5	V to 7 V
DC output voltage range		0.5	V to 7 V
DC output current (maximum sink current/pin)			120 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 1)	): P package		69°C/W
	Q package		68°C/W
	SO package		58°C/W
Ambient temperature range with power applied	d, T <sub>A</sub>	–65°C	to 135°C
Storage temperature range, T <sub>stq</sub>		–65°C	to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 2)

		CY54FCT374T			CY7	4T	UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V
ІОН	High-level output current			-12			-32	mA
loL	Low-level output current			32			64	mA
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation.



NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

## CY54FCT374T, CY74FCT374T 8-BIT REGISTERS WITH 3-STATE OUTPUTS

SCCS022A - MAY 1994 - REVISED OCTOBER 2001

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		TEST CONDITIONS			54FCT37	4T	CY	74FCT37	4T		
PARAMETER		TEST CONDITIO	JNS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT	
Vers	V <sub>CC</sub> = 4.5 V,	$I_{IN} = -18 \text{ mA}$			-0.7	-1.2				V	
VIK	$V_{CC} = 4.75 \text{ V},$	$I_{IN} = -18 \text{ mA}$						-0.7	-1.2	\ \ \ \ \ \	
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -12 \text{ mA}$		2.4	3.3						
Voн	V <sub>CC</sub> = 4.75 V	$I_{OH} = -32 \text{ mA}$				2			V		
	VCC = 4.75 V	$I_{OH} = -15 \text{ mA}$					2.4	3.3			
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 32 \text{ mA}$			0.3	0.55				<	
VOL	$V_{CC} = 4.75 \text{ V},$	$I_{OL} = 64 \text{ mA}$						0.3	0.55	V	
$V_{hys}$	All inputs				0.2			0.2		V	
lı	$V_{CC} = 5.5 \text{ V},$	$V_{IN} = V_{CC}$				5				μА	
	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = V_{CC}$							5	μΑ	
1	$V_{CC} = 5.5 \text{ V},$	$V_{1N} = 2.7 \text{ V}$				±1				μΑ	
lін	$V_{CC} = 5.25 \text{ V},$	$V_{1N} = 2.7 \text{ V}$							±1	μ	
IIL	$V_{CC} = 5.5 \text{ V},$	$V_{IN} = 0.5 V$				±1			μА		
'IL	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = 0.5 V$							±1	μΑ	
l <sub>off</sub>	$V_{CC} = 0 V$ ,	V <sub>OUT</sub> = 4.5 V				±1			±1	μΑ	
los‡	$V_{CC} = 5.5 \text{ V},$	$V_{OUT} = 0 V$		-60	-120	-225				mA	
108+	$V_{CC} = 5.25 \text{ V},$	$V_{OUT} = 0 V$					-60	-120	-225	ША	
lozu	$V_{CC} = 5.5 \text{ V},$	$V_{IN} = 2.7 \text{ V}$				10				μΑ	
IOZH	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = 2.7 \text{ V}$							10	μΑ	
IOZL	$V_{CC} = 5.5 \text{ V},$	$V_{IN} = 0.5 V$				-10				μΑ	
IOZL	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = 0.5 V$							-10	μΑ	
laa	$V_{CC} = 5.5 V$	$V_{IN} \le 0.2 V$	$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2				mA	
Icc	$V_{CC} = 5.25 V$ ,	$V_{IN} \leq 0.2 V$	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.1	0.2		
Aloo	$V_{CC} = 5.5 \text{ V}, \text{ V}_{I}$	$N = 3.4 \text{ V}$ , $f_1 = 0$ ,	Outputs open		0.5	2				mA	
∆ICC	V <sub>CC</sub> = 5.25 V, V	IN = 3.4 V\$, f <sub>1</sub> = 0	, Outputs open					0.5	2	IIIA	

<sup>&</sup>lt;sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

<sup>§</sup> Per TTL-driven input (V<sub>IN</sub> = 3.4 V); all other inputs at V<sub>CC</sub> or GND

SCCS022A - MAY 1994 - REVISED OCTOBER 2001

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

DADAMETED		TEST CONDITIO	Ne	CY	'54FCT37	'4T	CY	74FCT37	4T	UNIT	
PARAMETER		TEST CONDITIONS				MAX	MIN	TYP <sup>†</sup>	MAX	ONIT	
ICCD¶	V <sub>CC</sub> = 5.5 V, Ou One bit switching V <sub>IN</sub> ≤ 0.2 V or V <sub>I</sub>	at 50% duty cycle	, <del>OE</del> = GND,		0.06	0.12				mA/	
ICCD.	$V_{CC}$ = 5.25 V, Outputs open, One bit switching at 50% duty cycle, $\overline{OE}$ = GND, $V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V							0.06	0.12	MHz	
		One bit switching at f <sub>1</sub> = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4					
	$V_{CC} = 5.5 \text{ V},$ $f_0 = 10 \text{ MHz},$ Outputs open, $\overline{OE} = \text{GND}$	f <sub>0</sub> = 10 MHz, cycle	V <sub>IN</sub> = 3.4 V or GND		1.2	3.4					
		OE = GND switching	Eight bits switching at f <sub>1</sub> = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		1.6	3.2				
IC		at 50% duty cycle	V <sub>IN</sub> = 3.4 V or GND		3.9	12.2				mA	
10		One bit switching at f <sub>1</sub> = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.7	1.4	IIIA	
	$V_{CC} = 5.25 \text{ V},$ $f_0 = 10 \text{ MHz},$	at 50% duty cycle	V <sub>IN</sub> = 3.4 V or GND					1.2	3.4		
	Outputs open, OE = GND	Eight bits switching at f <sub>1</sub> = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					1.6	3.2		
		at 50% duty cycle	V <sub>IN</sub> = 3.4 V or GND					3.9	12.2		
Ci		-			5	10		5	10	pF	
Co					9	12		9	12	pF	

<sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Where:

I<sub>C</sub> = Total supply current

ICC = Power-supply current with CMOS input levels

 $\Delta I_{CC}$  = Power-supply current for a TTL high input ( $V_{IN} = 3.4 \text{ V}$ )

D<sub>H</sub> = Duty cycle for TTL inputs high N<sub>T</sub> = Number of TTL inputs at D<sub>H</sub>

I<sub>CCD</sub> = Dynamic current caused by an input transition pair (HLH or LHL)

f<sub>0</sub> = Clock frequency for registered devices, otherwise zero

f<sub>1</sub> = Input signal frequency

 $N_1$  = Number of inputs changing at  $f_1$ 

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I<sub>CC</sub> formula.



This parameter is derived for use in total power-supply calculations.

 $<sup>^{\#}</sup>$ IC = ICC +  $\Delta$ ICC × DH × NT + ICCD ( $f_0/2 + f_1 \times N_1$ )

## CY54FCT374T, CY74FCT374T 8-BIT REGISTERS WITH 3-STATE OUTPUTS

SCCS022A - MAY 1994 - REVISED OCTOBER 2001

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		CY54FCT374T		CY54FCT374AT		CY54FCT374CT		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, CP high or low	7		6		6		ns
t <sub>su</sub>	Setup time, data before CP↑	2		2		2		ns
th	Hold time, data after CP↑	1.5		1.5		1.5		ns

## timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		CY74FCT374T		74T CY74FCT374AT		CY74FCT374CT		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, CP high or low	7		5		5		ns
t <sub>su</sub>	Setup time, data before CP↑	2		2		2		ns
th	Hold time, data after CP↑	1.5		1.5		1.5		ns


### switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	CY54FCT374T		CY54FCT374AT		CY54FCT374CT		UNIT
PARAMETER	(INPUT)		MIN	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>PLH</sub>	СР	0	2	11	2	7.2	2	6.2	20
t <sub>PHL</sub>	CP	U	2	11	2	7.2	2	6.2	ns
<sup>t</sup> PZH	ŌĒ	0	1.5	14	1.5	7.5	1.5	6.2	20
t <sub>PZL</sub>			1.5	14	1.5	7.5	1.5	6.2	ns
t <sub>PHZ</sub>	ŌE	0	1.5	8	1.5	6.5	1.5	5.7	20
tPLZ			1.5	8	1.5	6.5	1.5	5.7	ns

### switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CY74FC	CY74FCT374T		CY74FCT374AT		CY74FCT374CT	
PARAMETER			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	СР	0	2	10	2	6.5	2	5.2	ns
t <sub>PHL</sub>			2	10	2	6.5	2	5.2	115
<sup>t</sup> PZH	ŌĒ	0	1.5	12.5	1.5	6.5	1.5	5.5	20
t <sub>PZL</sub>	OE		1.5	12.5	1.5	6.5	1.5	5.5	ns
<sup>t</sup> PHZ	ŌĒ	0	1.5	8	1.5	5.5	1.5	5	20
t <sub>PLZ</sub>			1.5	8	1.5	5.5	1.5	5	ns

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265