

256Kx16 4Mb DRAM WITH FAST PAGE MODE

JANUARY 2013

FEATURES

- TTL compatible inputs and outputs; tri-state I/O
- Refresh Interval: 512 cycles/8 ms
- Refresh Mode: $\overline{\text{RAS}}$ -Only, $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ (CBR), and Hidden
- JEDEC standard pinout
- Single power supply:
5V \pm 10% (IS41C16257C)
3.3V \pm 10% (IS41LV16257C)
- Byte Write and Byte Read operation via two $\overline{\text{CAS}}$
- Industrial Temperature Range -40°C to +80°C

DESCRIPTION

The IS41C16257C and IS41LV16257C are 262,144 x 16-bit high-performance CMOS Dynamic Random Access Memories. Fast Page Mode allows 512 random accesses within a single row with access cycle time as short as 14 ns per 16-bit word. It is asynchronous, as it does not require a clock signal input to synchronize commands and I/O.

These features make the IS41C16257C /IS41LV16257C ideally suited for high band-width graphics, digital signal processing, high-performance computing systems, and peripheral applications that run without a clock to synchronize with the DRAM.

The IS41C16257C/IS41LV16257C are packaged in 40-pin (Type II).

KEY TIMING PARAMETERS

Parameter	-35	Unit
Max. $\overline{\text{RAS}}$ Access Time (t_{RAC})	35	ns
Max. $\overline{\text{CAS}}$ Access Time (t_{CAC})	13	ns
Max. Column Address Access Time (t_{AA})	18	ns
Min. Fast Page Mode Cycle Time (t_{PC})	14	ns
Min. Read/Write Cycle Time (t_{RC})	60	ns


Copyright © 2013 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

- a.) the risk of injury or damage has been minimized;
- b.) the user assume all such risks; and
- c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances


PIN CONFIGURATIONS

40-Pin TSOP (Type II)



PIN DESCRIPTIONS

A0-A8	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
WE	Write Enable
OE	Output Enable
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
V _{DD}	Power
GND	Ground
NC	No Connection

FUNCTIONAL BLOCK DIAGRAM


TRUTH TABLE⁽⁵⁾

Function	RAS	LCAS	UCAS	WE	OE	Address t _R /t _C	I/O
Standby	H	X	X	X	X	X	High-Z
Read: Word	L	L	L	H	L	ROW/COL	DOUT
Read: Lower Byte	L	L	H	H	L	ROW/COL	Lower Byte, DOUT Upper Byte, High-Z
Read: Upper Byte	L	H	L	H	L	ROW/COL	Lower Byte, High-Z Upper Byte, DOUT
Write: Word (Early Write)	L	L	L	L	X	ROW/COL	DIN
Write: Lower Byte (Early Write)	L	L	H	L	X	ROW/COL	Lower Byte, DIN Upper Byte, High-Z
Write: Upper Byte (Early Write)	L	H	L	L	X	ROW/COL	Lower Byte, High-Z Upper Byte, DIN
Read-Write ^(1,2)	L	L	L	H → L	L → H	ROW/COL	DOUT, DIN
Hidden Refresh	Read ⁽²⁾ Write ^(1,3)	L → H → L L → H → L	L L	H L	L X	ROW/COL ROW/COL	DOUT DOUT
RAS-Only Refresh	L	H	H	X	X	ROW/NA	High-Z
CBR Refresh ⁽⁴⁾	H → L	L	L	X	X	X	High-Z

Notes:

1. These WRITE cycles may also be BYTE WRITE cycles (either LCAS or UCAS active).
2. These READ cycles may also be BYTE READ cycles (either LCAS or UCAS active).
3. Early write only.
4. At least one of the two CAS signals must be active (LCAS or UCAS).
5. Commands valid only after proper initialization.

FUNCTIONAL DESCRIPTION

The IS41C16257C/IS41LV16257C is a CMOS DRAM optimized for high-speed bandwidth, low-power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 18 address bits. These are entered nine bits (A0-A8) at a time. The row address is latched by the Row Address Strobe ($\overline{\text{RAS}}$). The column address is latched by the Column Address Strobe ($\overline{\text{CAS}}$). $\overline{\text{RAS}}$ is used to latch the first nine bits and $\overline{\text{CAS}}$ is used to latch the latter nine bits.

The IS41C16257C/IS41LV16257C has two $\overline{\text{CAS}}$ controls, LCAS and UCAS. The $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$ inputs internally generate a $\overline{\text{CAS}}$ signal functioning in an identical manner to the single $\overline{\text{CAS}}$ input on the other 256K x 16 DRAMs. The key difference is that each $\overline{\text{CAS}}$ controls its corresponding I/O tristate logic (in conjunction with $\overline{\text{OE}}$ and $\overline{\text{WE}}$ and $\overline{\text{RAS}}$). LCAS controls I/O0 - I/O7 and UCAS controls I/O8 - I/O15.

The IS41C16257C/IS41LV16257C $\overline{\text{CAS}}$ function is determined by the first $\overline{\text{CAS}}$ (LCAS or UCAS) transitioning LOW and the last transitioning back HIGH. The two $\overline{\text{CAS}}$ controls give the IS41C16257C/IS41LV16257C both BYTE READ and BYTE WRITE cycle capabilities.

Memory Cycle

A memory cycle is initiated by bringing $\overline{\text{RAS}}$ LOW and it is terminated by returning both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH. To ensure proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum $\overline{\text{RAS}}$ time has expired. A new cycle must not be initiated until the minimum precharge time $\overline{\text{trp}}$, $\overline{\text{tcp}}$ has elapsed.

Read Cycle

A read cycle is initiated by the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{OE}}$, whichever occurs last, while holding $\overline{\text{WE}}$ HIGH. The column address must be held for a minimum time specified by $\overline{\text{tar}}$. Data Out becomes valid only when $\overline{\text{trac}}$, $\overline{\text{taa}}$, $\overline{\text{tcac}}$ and $\overline{\text{toea}}$ are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

Write Cycle

A write cycle is initiated by the falling edge of $\overline{\text{CAS}}$ and $\overline{\text{WE}}$, whichever occurs last. The input data must be valid at or before the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{WE}}$, whichever occurs last.

Refresh Cycle

To retain data, 512 refresh cycles are required in each 8 ms period. There are two ways to refresh the memory:

1. By clocking each of the 512 row addresses (A0 through A8) with $\overline{\text{RAS}}$ at least once every 8 ms. Any read, write, read-modify-write or $\overline{\text{RAS}}$ -only cycle refreshes the addressed row.
2. Using a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle. $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is activated by the falling edge of $\overline{\text{RAS}}$, while holding $\overline{\text{CAS}}$ LOW. In $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle, an internal 9-bit counter provides the row addresses and the external address inputs are ignored.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

Power-On

During Power-on, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$, and $\overline{\text{WE}}$ must all track with V_{DD} (HIGH) to avoid current surges, and allow initialization to continue. An initial pause of 200 μ s is required followed by a minimum of eight initialization cycles (any combination of cycles containing a $\overline{\text{RAS}}$ signal).

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameters		Rating	Unit
V _T	Voltage on Any Pin Relative to GND	5V	−1.0 to +7.0	V
		3.3V	−0.5 to +4.6	V
V _{DD}	Supply Voltage	5V	−1.0 to +7.0	V
		3.3V	−0.5 to +4.6	V
I _{OUT}	Output Current		50	mA
P _D	Power Dissipation		1	W
T _A	Operation Temperature		−40 to +85	°C
T _{STG}	Storage Temperature		−55 to +125	°C

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages are referenced to GND)

Symbol	Parameter	Test Condition	Voltage	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage		5V	4.5	5.0	5.5	V
			3.3V	3.0	3.3	3.6	V
V _{IH}	Input High Voltage		5V	2.4	—	V _{DD} + 1.0	V
			3.3V	2.0	—	V _{DD} + 0.3	V
V _{IL}	Input Low Voltage		5V/3.3V	−0.3	—	0.8	V
I _{IL}	Input Leakage Current	Any input 0V ≤ V _{IN} ≤ V _{DD} Other inputs not under test = 0V		−5		5	µA
I _{IO}	Output Leakage Current	Output is disabled (Hi-Z) 0V ≤ V _{OUT} ≤ V _{DD}		−5		5	µA
V _{OH}	Output High Voltage Level	I _{OH} = −5.0 mA	5V	2.4	—	—	V
		I _{OH} = −2.0 mA	3.3V	2.4	—	—	
V _{OL}	Output Low Voltage Level	I _{OL} = +4.2 mA	5V	—	—	0.4	V
		I _{OL} = +2 mA	3.3V	—	—	0.4	

CAPACITANCE^(1,2)

Symbol	Parameter	Max.	Unit
C _{IN1}	Input Capacitance: A0-A8	5	pF
C _{IN2}	Input Capacitance: RAS, UCAS, LCAS, WE, OE	7	pF
C _{IO}	Data Input/Output Capacitance: I/O0-I/O15	7	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T_A = 25°C, f = 1 MHz, V_{DD}=3.3V ± 10%.

ELECTRICAL CHARACTERISTICS⁽¹⁾ (Recommended Operation Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition	V _{DD}	Max.	Unit
I _{DD1}	Stand-by Current: TTL	$\overline{\text{RAS}}, \overline{\text{LCAS}}, \overline{\text{UCAS}} \geq V_{IH}$	5V	2	mA
			3.3V	2	mA
I _{DD2}	Stand-by Current: CMOS	$\overline{\text{RAS}}, \overline{\text{LCAS}}, \overline{\text{UCAS}} \geq V_{DD} - 0.2V$	5V	1	mA
			3.3V	1	mA
I _{DD3}	Operating Current: Random Read/Write ^(2,3,4) Average Power Supply Current	$\overline{\text{RAS}}, \overline{\text{LCAS}}, \overline{\text{UCAS}},$ Address Cycling, $t_{RC} = t_{RC}$ (min.)	5V	150	mA
			3.3V	90	mA
I _{DD4}	Operating Current: Fast Page Mode ^(2,3,4) Average Power Supply Current	$\overline{\text{RAS}} = V_{IL}, \overline{\text{LCAS}}, \overline{\text{UCAS}},$ Cycling $t_{PC} = t_{PC}$ (min.)	5V	60	mA
			3.3V	30	mA
I _{DD5}	Refresh Current: RAS-Only ^(2,3) Average Power Supply Current	$\overline{\text{RAS}}$ Cycling, $\overline{\text{LCAS}}, \overline{\text{UCAS}} \geq V_{IH}$ $t_{RC} = t_{RC}$ (min.)	5V	90	mA
			3.3V	60	mA
I _{DD6}	Refresh Current: CBR ^(2,3,5) Average Power Supply Current	$\overline{\text{RAS}}, \overline{\text{LCAS}}, \overline{\text{UCAS}}$ Cycling $t_{RC} = t_{RC}$ (min.)	5V	90	mA
			3.3V	60	mA

Notes:

1. An initial pause of 200 μ s is required after power-up followed by eight RAS refresh cycles (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the t_{REF} refresh requirement is exceeded.
2. Dependent on cycle rates.
3. Specified values are obtained with minimum cycle time and the output open.
4. Column-address is changed once each fast page cycle.
5. Enables on-chip refresh and address counters.

AC CHARACTERISTICS^(1,2,3,4,5,6) (Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	-35		
		Min.	Max.	Units
t_{RC}	Random READ or WRITE Cycle Time	70	—	ns
t_{RAC}	Access Time from $\overline{RAS}^{(6, 7)}$	—	35	ns
t_{CAC}	Access Time from $\overline{CAS}^{(6, 8, 15)}$	—	13	ns
t_{AA}	Access Time from Column-Address ⁽⁶⁾	—	18	ns
t_{RAS}	\overline{RAS} Pulse Width	35	10K	ns
t_{RP}	\overline{RAS} Precharge Time	25	—	ns
t_{CAS}	\overline{CAS} Pulse Width ⁽²⁶⁾	6	10K	ns
t_{CP}	\overline{CAS} Precharge Time ^(9, 25)	6	—	ns
t_{CSH}	\overline{CAS} Hold Time ⁽²¹⁾	35	—	ns
t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time ^(10, 20)	13	22	ns
t_{ASR}	Row-Address Setup Time	0	—	ns
t_{RAH}	Row-Address Hold Time	6	—	ns
t_{ASC}	Column-Address Setup Time ⁽²⁰⁾	0	—	ns
t_{CAH}	Column-Address Hold Time ⁽²⁰⁾	6	—	ns
t_{AR}	Column-Address Hold Time (referenced to \overline{RAS})	30	—	ns
t_{RAD}	\overline{RAS} to Column-Address Delay Time ⁽¹¹⁾	12	20	ns
t_{RAL}	Column-Address to \overline{RAS} Lead Time	18	—	ns
t_{RPC}	\overline{RAS} to \overline{CAS} Precharge Time	0	—	ns
t_{RSH}	\overline{RAS} Hold Time ⁽²⁷⁾	10	—	ns
t_{RHCP}	\overline{RAS} Hold Time from \overline{CAS} Precharge	35	—	ns
t_{CLZ}	\overline{CAS} to Output in Low-Z ^(15, 29)	3	—	ns
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time ⁽²¹⁾	5	—	ns
t_{OD}	Output Disable Time ^(19, 28, 29)	3	15	ns
t_{OE}	Output Enable Time ^(15, 16)	—	13	ns
t_{OEHC}	\overline{OE} HIGH Hold Time from \overline{CAS} HIGH	8	—	ns
t_{OEP}	\overline{OE} HIGH Pulse Width	8	—	ns
t_{OES}	\overline{OE} LOW to \overline{CAS} HIGH Setup Time	5	—	ns
t_{RCS}	Read Command Setup Time ^(17, 20)	0	—	ns
t_{RRH}	Read Command Hold Time (referenced to \overline{RAS}) ⁽¹²⁾	0	—	ns
t_{RCH}	Read Command Hold Time (referenced to \overline{CAS}) ^(12, 17, 21)	0	—	ns
t_{WCH}	Write Command Hold Time ^(17, 27)	5	—	ns
t_{WCR}	Write Command Hold Time (referenced to \overline{RAS}) ⁽¹⁷⁾	30	—	ns
t_{WP}	Write Command Pulse Width ⁽¹⁷⁾	5	—	ns
t_{WPZ}	\overline{WE} Pulse Widths to Disable Outputs	10	—	ns
t_{RWL}	Write Command to \overline{RAS} Lead Time ⁽¹⁷⁾	10	—	ns
t_{CWL}	Write Command to \overline{CAS} Lead Time ^(17, 21)	8	—	ns
t_{WCS}	Write Command Setup Time ^(14, 17, 20)	0	—	ns
t_{DHR}	Data-in Hold Time (referenced to \overline{RAS})	30	—	ns

AC CHARACTERISTICS^(1,2,3,4,5,6) (Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	-35		
		Min.	Max.	Units
t _{A2H}	Column-Address Setup Time to $\overline{\text{CAS}}$ Precharge during WRITE Cycle	15	—	ns
t _{OEH}	$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$ during READ-MODIFY-WRITE cycle ⁽¹⁸⁾	8	—	ns
t _{DS}	Data-In Setup Time ^(15, 22)	0	—	ns
t _{DH}	Data-In Hold Time ^(15, 22)	6	—	ns
t _{RWC}	READ-MODIFY-WRITE Cycle Time	80	—	ns
t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time during READ-MODIFY-WRITE Cycle ⁽¹⁴⁾	46	—	ns
t _{TCWD}	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time ^(14, 20)	25	—	ns
t _{TAWD}	Column-Address to $\overline{\text{WE}}$ Delay Time ⁽¹⁴⁾	30	—	ns
t _{PC}	Fast Page Mode READ or WRITE Cycle Time ⁽²⁴⁾	14	—	ns
t _{TRASP}	RAS Pulse Width	35	100K	ns
t _{TCPA}	Access Time from $\overline{\text{CAS}}$ Precharge ⁽¹⁵⁾	—	20	ns
t _{TPRWC}	READ-WRITE Cycle Time ⁽²⁴⁾	45	—	ns
t _{TOFF}	Output Buffer Turn-Off Delay from $\overline{\text{CAS}}$ or $\overline{\text{RAS}}$ ^(13, 15, 19, 29)	3	10	ns
t _{THZ}	Output Disable Delay from $\overline{\text{WE}}$	3	10	ns
t _{TCLCH}	Last $\overline{\text{CAS}}$ going LOW to First $\overline{\text{CAS}}$ returning HIGH ⁽²³⁾	10	—	ns
t _{TCSR}	$\overline{\text{CAS}}$ Setup Time (CBR REFRESH) ^(30, 20)	8	—	ns
t _{TCHR}	$\overline{\text{CAS}}$ Hold Time (CBR REFRESH) ^(30, 21)	8	—	ns
t _{TORD}	$\overline{\text{OE}}$ Setup Time prior to $\overline{\text{RAS}}$ during HIDDEN REFRESH Cycle	0	—	ns
t _{TWRP}	$\overline{\text{WE}}$ Setup Time (CBR Refresh)	5	—	ns
t _{TWRH}	$\overline{\text{WE}}$ Hold Time (CBR Refresh)	8	—	ns
t _{TREF}	Refresh Period (512 Cycles)	—	8	ns
t _T	Transition Time (Rise or Fall) ^(2, 3)	2	50	ns

AC TEST CONDITIONS


Output load: Two TTL Loads and 100 pF ($V_{DD} = 5.0V \pm 10\%$)
One TTL Load and 50 pF ($V_{DD} = 3.3V \pm 10\%$)

Input timing reference levels: $V_{IH} = 2.4V$, $V_{IL} = 0.8V$ ($V_{DD} = 5.0V \pm 10\%$);
 $V_{IH} = 2.0V$, $V_{IL} = 0.8V$ ($V_{DD} = 3.3V \pm 10\%$)

Output timing reference levels: $V_{OH} = 2.4V$, $V_{OL} = 0.4V$ ($V_{DD} = 5V \pm 10\%$, $3.3V \pm 10\%$)


Notes:


1. An initial pause of 200 μ s is required after power-up followed by eight $\overline{\text{RAS}}$ refresh cycle ($\overline{\text{RAS}}$ -Only or CBR) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycles wake-up should be repeated any time the t_{REF} refresh requirement is exceeded.
2. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) and assume to be 1 ns for all inputs.
3. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
4. If $\overline{\text{CAS}}$ and $\overline{\text{RAS}} = V_{IH}$, data output is High-Z.
5. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
6. Measured with a load equivalent to one TTL gate and 50 pF.
7. Assumes that $t_{RCD} \leq t_{RCD}$ (MAX). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
8. Assumes that $t_{RCD} \geq t_{RCD}$ (MAX).
9. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ must be pulsed for t_{CP} .
10. Operation with the t_{RCD} (MAX) limit ensures that t_{RAC} (MAX) can be met. t_{RCD} (MAX) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (MAX) limit, access time is controlled exclusively by t_{CAC} .
11. Operation within the t_{RAD} (MAX) limit ensures that t_{RCD} (MAX) can be met. t_{RAD} (MAX) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (MAX) limit, access time is controlled exclusively by t_{AA} .
12. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
13. t_{OFF} (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL} .
14. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If $t_{WCS} \geq t_{WCS}$ (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}$ (MIN), $t_{AWD} \geq t_{AWD}$ (MIN) and $t_{CWD} \geq t_{CWD}$ (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ or \overline{OE} go back to V_{IH}) is indeterminate. OE held HIGH and WE taken LOW after $\overline{\text{CAS}}$ goes LOW result in a LATE WRITE (OE -controlled) cycle.
15. Output parameter (I/O) is referenced to corresponding $\overline{\text{CAS}}$ input, $I/O0-I/O7$ by $\overline{\text{LCAS}}$ and $I/O8-I/O15$ by $\overline{\text{UCAS}}$.
16. During a READ cycle, if \overline{OE} is LOW then taken HIGH before $\overline{\text{CAS}}$ goes HIGH, I/O goes open. If OE is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
17. Write command is defined as \overline{WE} going low.
18. LATE WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OEH} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if $\overline{\text{CAS}}$ remains LOW and \overline{OE} is taken back to LOW after t_{OEH} is met.
19. The I/Os are in open during READ cycles once t_{OD} or t_{OFF} occur.
20. The first $\chi_{\overline{\text{CAS}}}$ edge to transition LOW.
21. The last $\chi_{\overline{\text{CAS}}}$ edge to transition HIGH.
22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and \overline{WE} leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. Last falling $\chi_{\overline{\text{CAS}}}$ edge to first rising $\chi_{\overline{\text{CAS}}}$ edge.
24. Last rising $\chi_{\overline{\text{CAS}}}$ edge to next cycle's last rising $\chi_{\overline{\text{CAS}}}$ edge.
25. Last rising $\chi_{\overline{\text{CAS}}}$ edge to first falling $\chi_{\overline{\text{CAS}}}$ edge.
26. Each $\chi_{\overline{\text{CAS}}}$ must meet minimum pulse width.
27. Last $\chi_{\overline{\text{CAS}}}$ to go LOW.
28. I/Os controlled, regardless $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
29. The 3 ns minimum is a parameter guaranteed by design.
30. Enables on-chip refresh and address counters.

FAST-PAGE-MODE READ CYCLE

Note:


1. tOFF is referenced from rising edge of $\overline{\text{CAS}}$.


FAST PAGE MODE READ-MODIFY-WRITE CYCLE



FAST-PAGE-MODE EARLY WRITE CYCLE (\overline{OE} = DON'T CARE)



FAST-PAGE-MODE READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)




FAST PAGE MODE EARLY WRITE CYCLE




AC WAVEFORMS

READ CYCLE (With \overline{WE} -Controlled Disable)



RAS-ONLY REFRESH CYCLE (\overline{OE} , \overline{WE} = DON'T CARE)



CBR REFRESH CYCLE (Addresses; \overline{OE} = DON'T CARE)

HIDDEN REFRESH CYCLE⁽¹⁾ (\overline{WE} = HIGH; \overline{OE} = LOW)

Notes:

1. A Hidden Refresh may also be performed after a Write Cycle. In this case, \overline{WE} = LOW and \overline{OE} = HIGH.
2. tOFF is referenced from rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.

ORDERING INFORMATION: 5V

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
35	IS41C16257C-35TLI	400-mil TSOP (Type II), Lead-free

ORDERING INFORMATION: 3.3V


Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
35	IS41LV16257C-35TLI	400-mil TSOP (Type II), Lead-free

Note:

1. The -35 speed option supports 35ns and 60ns timing specifications.
2. Contact ISSI for leaded package availability.

SYMBOL	DIMENSION IN MM			DIMENSION IN INCH		
	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.
A	1.00		1.20	0.039		0.047
A1	0.05		0.15	0.002		0.006
A2	0.95	1.00	1.05	0.037	0.039	0.041
b	0.30		0.45	0.012		0.018
D	18.28	18.41	18.54	0.720	0.725	0.730
E	11.56	11.76	11.96	0.455	0.463	0.471
E1	10.03	10.16	10.29	0.395	0.400	0.405
e	0.80	BSC.	0.031	BSC.		
L	0.40		0.69	0.016		0.027
L1	0.25	BSC.			0.010	BSC.
ZD	0.805	REF.	0.032	REF.		
Θ	0		8°	0		8°

**NOTE :**

1. CONTROLLING DIMENSION : MM
2. DIMENSION D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION.

ISSI	TITLE	40/44L 400mil TSOP-2 Package Outline	REV.	F	DATE	03/19/2009
------	-------	---	------	---	------	------------