

## OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

Check for Samples: [SN54AHCT541](#), [SN74AHCT541](#)

### FEATURES

- Inputs Are TTL-Voltage Compatible
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)


### DESCRIPTION

The 'AHCT541 octal buffers/drivers are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.


The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE}_1$  or  $\overline{OE}_2$ ) input is high, all corresponding outputs are in the high-impedance state. The outputs provide non-inverted data when they are not in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

**SN54AHCT541 . . . J or W PACKAGE  
SN74AHCT541 . . . DB, DGV, DW, N, NS, OR PW PACKAGE  
(TOP VIEW)**



**SN54AHCT541 . . . FK PACKAGE  
(TOP VIEW)**




### FUNCTION TABLE (EACH FLIP-FLOP)

$\overline{OE}_1$	$\overline{OE}_2$	A	INPUTS		OUTP UT Y
			L	H	
L	L	L	L	H	Z
L	L	H	H	L	Z
H	X	X	Z	H	X
X	H	X	Z	L	H



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## LOGIC DIAGRAM, EACH FLIP-FLOP (POSITIVE LOGIC)



## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	VALUE	UNIT
Supply voltage range, $V_{CC}$	-0.5 to 7	V
Input voltage range, $V_I$ <sup>(2)</sup>	-0.5 to 7	V
Output voltage range, $V_O$ <sup>(2)</sup>	-0.5 to $V_{CC} + 0.5$	V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	-20	mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	$\pm 20$	mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	$\pm 25$	mA
Continuous current through $V_{CC}$ or GND	$\pm 75$	mA
Package thermal impedance, $\theta_{JA}$ <sup>(3)</sup>	DB package	70
	DGV package	92
	DW package	58
	N package	69
	NS package	60
	PW package	83
Storage temperature range, $T_{stg}$	-65 to 150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The package thermal impedance is calculated in accordance with JESD 51-7.

**RECOMMENDED OPERATING CONDITIONS<sup>(1)</sup>**

		<b>SN54AHCT541</b>		<b>SN74AHCT541</b>		<b>UNIT</b>
		<b>MIN</b>	<b>MAX</b>	<b>MIN</b>	<b>MAX</b>	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level Input voltage		0.8		0.8	V
$V_I$	Input voltage	0	5.5	0	5.5	V
$V_O$	Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-8		-8	mA
$I_{OL}$	Low-level output current		8		8	mA
$\Delta t/\Delta v$	Input Transition rise or fall rate		20		20	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	125	°C

(1) All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number [SCBA004](#).

**ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

<b>PARAMETER</b>	<b>TEST CONDITIONS</b>	$V_{CC}$	$T_A = 25^\circ C$	$T_A = -55^\circ C$ TO $125^\circ C$	$T_A = -40^\circ C$ TO $85^\circ C$	$T_A = -40^\circ C$ TO $125^\circ C$	<b>UNIT</b>	
				<b>Recommended</b>				
				<b>SN54AHCT541</b>	<b>SN74AHCT541</b>	<b>SN74AHCT541</b>		
$V_{OH}$	$I_{OH} = -50 \mu A$	4.5 V	4.4	4.5	4.4	4.4	V	
	$I_{OH} = -8 \text{ mA}$		3.94		3.8	3.8		
$V_{OL}$	$I_{OL} = 50 \mu A$	4.5 V		0.1	0.1	0.1	V	
	$I_{OH} = 8 \text{ mA}$			0.36	0.44	0.44		
$I_I$	$V_I = 5.5 \text{ V}$ or GND	0 V to 5.5 V		$\pm 0.1$	$\pm 1^{(1)}$	$\pm 1$	$\mu A$	
$I_{OZ}$	$V_O = V_{CC}$ or GND	5.5 V		$\pm 0.25$	$\pm 2.5$	$\pm 2.5$		
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		4	40	20	$\mu A$	
$\Delta I_{CC}^{(2)}$	One input at 3.4 V, Other inputs at $V_{CC}$ or GND	5.5 V		1.35	1.5	1.5	$mA$	
$C_I$	$V_I = V_{CC}$ or GND	5 V	2	10		10	$pF$	
$C_O$	$V_O = V_{CC}$ or GND	5 V	4					

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0 \text{ V}$ .

(2) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or  $V_{CC}$ .

## SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range,  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see [Figure 1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$	$T_A = -55^\circ\text{C} \text{ TO } 125^\circ\text{C}$	$T_A = -40^\circ\text{C} \text{ TO } 85^\circ\text{C}$	$T_A = -40^\circ\text{C} \text{ TO } 125^\circ\text{C}$	UNIT
					SN54AHCT541	SN54AHCT541	SN54AHCT541	
				TYP	MAX	MIN	MAX	
$t_{PLH}$	A	Y	$C_L = 15 \text{ pF}$	4.1 <sup>(1)</sup>	6.0 <sup>(1)</sup>	1 <sup>(1)</sup>	6.5 <sup>(1)</sup>	1 6.5
$t_{PHL}$				4.1 <sup>(1)</sup>	6.0 <sup>(1)</sup>	1 <sup>(1)</sup>	6.5 <sup>(1)</sup>	1 6.5
$t_{PZH}$	$\overline{OE}$	Y	$C_L = 15 \text{ pF}$	5.0 <sup>(1)</sup>	7.0 <sup>(1)</sup>	1 <sup>(1)</sup>	8.0 <sup>(1)</sup>	1 8.0
$t_{PZL}$				5.0 <sup>(1)</sup>	7.0 <sup>(1)</sup>	1 <sup>(1)</sup>	8.0 <sup>(1)</sup>	1 8.0
$t_{PHZ}$	$\overline{OE}$	Y	$C_L = 15 \text{ pF}$	4.5 <sup>(1)</sup>	7.0 <sup>(1)</sup>	1 <sup>(1)</sup>	8.0 <sup>(1)</sup>	1 8.0
$t_{PLZ}$				4.5 <sup>(1)</sup>	7.0 <sup>(1)</sup>	1 <sup>(1)</sup>	8.0 <sup>(1)</sup>	1 8.0
$t_{PLH}$	A	Y	$C_L = 50 \text{ pF}$	6.2	8.5	1	9.5	1 9.5
$t_{PHL}$				6.2	8.5	1	9.5	1 9.5
$t_{PZH}$	$\overline{OE}$	Y	$C_L = 50 \text{ pF}$	7.5	10.0	1	12	1 12
$t_{PZL}$				7.5	10.0	1	12	1 12
$t_{PHZ}$	$\overline{OE}$	Y	$C_L = 50 \text{ pF}$	7.0	10.0	1	12	1 12
$t_{PLZ}$				7.0	10.0	1	12	1 12
$t_{sk(o)}$			$C_L = 50 \text{ pF}$	1 <sup>(2)</sup>			1	1

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.


(2) On products compliant to MIL-PRF-38535, this parameter does not apply

## OPERATING CHARACTERISTICS


 $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ 

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	No load, $f = 1 \text{ MHz}$	12	pF

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR  
TOTEM-POLE OUTPUTS




LOAD CIRCUIT FOR  
3-STATE AND OPEN-DRAIN OUTPUTS

TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$V_{CC}$
$t_{PHZ}/t_{PZH}$	GND
Open Drain	Open Drain




VOLTAGE WAVEFORMS  
PULSE DURATION




VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS

- $C_L$  includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 3 \text{ ns}$ ,  $t_f \leq 3 \text{ ns}$ .
- The outputs are measured one at a time with one input transition per measurement.
- All parameters and waveforms are not applicable to all devices.



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

**Figure 1. Load Circuit and Voltage Waveforms**

## REVISION HISTORY

Changes from Revision O (July 2003) to Revision P	Page
• Changed document format from Quicksilver to DocZone. ....	1
• Extended operating temperature range to 125°C ....	3

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9685801Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962-9685801Q2A SNJ54AHCT541FK	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
5962-9685801QRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9685801QR A SNJ54AHCT541J	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
5962-9685801QSA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9685801QS A SNJ54AHCT541W	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74AHCT541DBLE	OBsolete	SSOP	DB	20		TBD	Call TI	Call TI	-40 to 125		
SN74AHCT541DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74AHCT541DBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74AHCT541DBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74AHCT541DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT541	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74AHCT541DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT541	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74AHCT541DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT541	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74AHCT541DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT541	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74AHCT541DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT541	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74AHCT541DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT541	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74AHCT541N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHCT541N	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74AHCT541NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHCT541N	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74AHCT541NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT541	<span style="background-color: red; color: white; padding: 2px;">Samples</span>

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHCT541NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT541	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74AHCT541NSRG4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT541	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74AHCT541PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74AHCT541PWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74AHCT541PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74AHCT541PWLE	OBsolete	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 125		
SN74AHCT541PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74AHCT541PWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SN74AHCT541PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SNJ54AHCT541FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962-9685801Q2A SNJ54AHCT541FK	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SNJ54AHCT541J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9685801QR A SNJ54AHCT541J	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
SNJ54AHCT541W	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9685801QS A SNJ54AHCT541W	<span style="background-color: red; color: white; padding: 2px;">Samples</span>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**OTHER QUALIFIED VERSIONS OF SN54AHCT541, SN74AHCT541 :**

- Catalog: [SN74AHCT541](#)
- Enhanced Product: [SN74AHCT541-EP](#), [SN74AHCT541-EP](#)
- Military: [SN54AHCT541](#)


NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications
- Military - QML certified for Military and Defense Applications

**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT541DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHCT541DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHCT541PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT541DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74AHCT541DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHCT541PWR	TSSOP	PW	20	2000	364.0	364.0	27.0

J (R-GDIP-T\*\*)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



PINS ** DIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)




4040083/F 03/03

NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.  
C. This package is hermetically sealed with a ceramic lid using glass frit.  
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.  
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20

FK (S-CQCC-N\*\*)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004

4040140/D 01/11

## N (R-PDIP-T\*\*)


16 PINS SHOWN

## PLASTIC DUAL-IN-LINE PACKAGE



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE




NOTES:

- All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0.15).
- Falls within JEDEC MS-013 variation AC.

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

 C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

 D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153




4040064-5/G 02/11

## PW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE

## Example Board Layout

Based on a stencil thickness  
of .127mm (.005inch).



4211284-5/F 12/12

NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate design.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## MECHANICAL DATA

**NS (R-PDSO-G\*\*)**

## PLASTIC SMALL-OUTLINE PACKAGE

**14-PINS SHOWN**




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-150

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products	Applications
Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>
	<b>TI E2E Community</b>
	<a href="http://e2e.ti.com">e2e.ti.com</a>