

# MAC97A8; MAC97A6

Logic level triac

Rev. 01 — 29 March 2001

Product specification

## 1. Description

Logic level sensitive gate triac intended to be interfaced directly to microcontrollers, logic integrated circuits and other low power gate trigger circuits.

Product availability:

MAC97A8 in SOT54 (TO-92)

MAC97A6 in SOT54 (TO-92) available on request - contact your sales representative.

## 2. Features

- Blocking voltage to 600 V (MAC97A8)
- RMS on-state current to 0.6 A
- Sensitive gate in all four quadrants
- Low cost package.

## 3. Applications

- General purpose bidirectional switching
- Phase control applications
- Solid state relays.

## 4. Pinning information

Table 1: Pinning - SOT54 (TO-92), simplified outline and symbol

| Pin | Description     | Simplified outline   | Symbol |
|-----|-----------------|----------------------|--------|
| 1   | main terminal 2 | <p>SOT54 (TO-92)</p> |        |
| 2   | gate            |                      |        |
| 3   | main terminal 1 |                      |        |

## 5. Quick reference data

**Table 2: Quick reference data**

| Symbol              | Parameter                            | Conditions                                                                         | Typ | Max | Unit |
|---------------------|--------------------------------------|------------------------------------------------------------------------------------|-----|-----|------|
| $V_{\text{DRM}}$    | repetitive peak off-state voltage    |                                                                                    |     |     |      |
|                     | MAC97A8                              | $T_j = 25 \text{ to } 125 \text{ }^\circ\text{C}$                                  | —   | 600 | V    |
|                     | MAC97A6                              | $T_j = 25 \text{ to } 125 \text{ }^\circ\text{C}$                                  | —   | 400 | V    |
| $I_{\text{T(RMS)}}$ | on-state current (RMS value)         | full sine wave; $T_{\text{lead}} \leq 50 \text{ }^\circ\text{C}$ ; <b>Figure 5</b> | —   | 0.6 | A    |
| $I_{\text{TSM}}$    | non-repetitive peak on-state current |                                                                                    | —   | 8.0 | A    |

## 6. Limiting values

**Table 3: Limiting values**

*In accordance with the Absolute Maximum Rating System (IEC 60134).*


| Symbol              | Parameter                                                    | Conditions                                                                                      | Min | Max  | Unit             |
|---------------------|--------------------------------------------------------------|-------------------------------------------------------------------------------------------------|-----|------|------------------|
| $V_{\text{DRM}}$    | repetitive peak off-state voltage                            |                                                                                                 |     |      |                  |
|                     | MAC97A8                                                      | $T_j = 25 \text{ to } 125 \text{ }^\circ\text{C}$                                               | —   | 600  | V                |
|                     | MAC97A6                                                      | $T_j = 25 \text{ to } 125 \text{ }^\circ\text{C}$                                               | —   | 400  | V                |
| $I_{\text{T(RMS)}}$ | on-state current (RMS value)                                 | full sine wave; $T_{\text{lead}} \leq 50 \text{ }^\circ\text{C}$ ; <b>Figure 5</b>              | —   | 0.6  | A                |
| $I_{\text{TSM}}$    | non-repetitive peak on-state current                         | full sine wave; $T_j = 25 \text{ }^\circ\text{C}$ prior to surge                                |     |      |                  |
|                     |                                                              | $t = 20 \text{ ms}$                                                                             | —   | 8.0  | A                |
|                     |                                                              | $t = 16.7 \text{ ms}$                                                                           | —   | 8.8  | A                |
| $I^2t$              | $I^2t$ for fusing                                            | $t = 10 \text{ ms}$                                                                             | —   | 0.32 | A <sup>2</sup> s |
| $di_T/dt$           | repetitive rate of rise of on-state current after triggering | $I_{\text{TM}} = 1.0 \text{ A}$ ; $I_G = 0.2 \text{ A}$ ; $di_G/dt = 0.2 \text{ A}/\mu\text{s}$ |     |      |                  |
|                     |                                                              | T2+ G+                                                                                          | —   | 50   | A/ $\mu\text{s}$ |
|                     |                                                              | T2+ G–                                                                                          | —   | 50   | A/ $\mu\text{s}$ |
|                     |                                                              | T2– G–                                                                                          | —   | 50   | A/ $\mu\text{s}$ |
|                     |                                                              | T2– G+                                                                                          | —   | 10   | A/ $\mu\text{s}$ |
| $I_{\text{GM}}$     | gate current (peak value)                                    | $t = 2 \text{ } \mu\text{s}$ max                                                                | —   | 1    | A                |
| $V_{\text{GM}}$     | gate voltage (peak value)                                    | $t = 2 \text{ } \mu\text{s}$ max                                                                |     | 5    | V                |
| $P_{\text{GM}}$     | gate power (peak value)                                      | $t = 2 \text{ } \mu\text{s}$ max                                                                | —   | 5    | W                |
| $P_{\text{G(AV)}}$  | average gate power                                           | $T_{\text{case}} = 80 \text{ }^\circ\text{C}$ ; $t = 2 \text{ } \mu\text{s}$ max                | —   | 0.1  | W                |
| $T_{\text{stg}}$    | storage temperature                                          |                                                                                                 | –40 | +150 | $^\circ\text{C}$ |
| $T_j$               | operating junction temperature                               |                                                                                                 | –40 | +125 | $^\circ\text{C}$ |

7. Thermal characteristics

Table 4: Thermal characteristics

| Symbol           | Parameter                                   | Conditions                                                                 | Value | Unit |
|------------------|---------------------------------------------|----------------------------------------------------------------------------|-------|------|
| $R_{th(j-lead)}$ | thermal resistance from junction to lead    | full cycle                                                                 | 60    | K/W  |
|                  |                                             | half cycle                                                                 | 80    | K/W  |
| $R_{th(j-a)}$    | thermal resistance from junction to ambient | mounted on a printed circuit board;<br>lead length = 4 mm; <b>Figure 1</b> | 150   | K/W  |

7.1 Transient thermal impedance




## 8. Characteristics

**Table 5: Characteristics**


$T_j = 25\text{ °C}$  unless otherwise specified

| Symbol                         | Parameter                                    | Conditions                                                                                                                   | Min | Typ | Max | Unit             |
|--------------------------------|----------------------------------------------|------------------------------------------------------------------------------------------------------------------------------|-----|-----|-----|------------------|
| <b>Static characteristics</b>  |                                              |                                                                                                                              |     |     |     |                  |
| $I_{GT}$                       | gate trigger current                         | $V_D = 12\text{ V}$ ; $I_T = 0.1\text{ A}$ ; <b>Figure 8</b>                                                                 |     |     |     |                  |
|                                |                                              | T2+ G+                                                                                                                       | –   | 1   | 5   | mA               |
|                                |                                              | T2+ G–                                                                                                                       | –   | 2   | 5   | mA               |
|                                |                                              | T2– G–                                                                                                                       | –   | 2   | 5   | mA               |
|                                |                                              | T2– G+                                                                                                                       | –   | 4   | 7   | mA               |
| $I_L$                          | latching current                             | $V_D = 12\text{ V}$ ; $I_{GT} = 0.1\text{ A}$ ; <b>Figure 9</b>                                                              |     |     |     |                  |
|                                |                                              | T2+ G+                                                                                                                       | –   | 1   | 10  | mA               |
|                                |                                              | T2+ G–                                                                                                                       | –   | 5   | 10  | mA               |
|                                |                                              | T2– G–                                                                                                                       | –   | 1   | 10  | mA               |
|                                |                                              | T2– G+                                                                                                                       | –   | 2   | 10  | mA               |
| $I_H$                          | holding current                              | $V_D = 12\text{ V}$ ; $I_{GT} = 0.1\text{ A}$ ; <b>Figure 10</b>                                                             | –   | 1   | 10  | mA               |
| $V_T$                          | on-state voltage                             | $I_T = 0.85\text{ A}$ ; <b>Figure 11</b>                                                                                     | –   | 1.4 | 1.9 | V                |
| $V_{GT}$                       | gate trigger voltage                         | $V_D = 12\text{ V}$ ; $I_T = 0.1\text{ A}$ ; <b>Figure 7</b>                                                                 | –   | 0.9 | 2   | V                |
|                                |                                              | $V_D = V_{DRM}$ ; $I_T = 0.1\text{ A}$ ; $T_j = 110\text{ °C}$                                                               | 0.1 | 0.7 | –   | V                |
| $I_D$                          | off-state leakage current                    | $V_D = V_{DRM(max)}$ ; $T_j = 110\text{ °C}$                                                                                 | –   | 3   | 100 | $\mu\text{A}$    |
| <b>Dynamic characteristics</b> |                                              |                                                                                                                              |     |     |     |                  |
| $dV_D/dt$                      | critical rate of rise of off-state voltage   | $V_D = 67\%$ of $V_{DM(max)}$ ; $T_{case} = 110\text{ °C}$ ; exponential waveform; gate open circuit; <b>Figure 12</b>       | 30  | 45  | –   | V/ $\mu\text{s}$ |
| $dV_{com}/dt$                  | critical rate of rise of commutation voltage | $V_D = \text{rated } V_{DRM}$ ; $T_{case} = 50\text{ °C}$ ; $I_{TM} = 0.84\text{ A}$ ; commutating $di/dt = 0.3\text{ A/ms}$ | –   | 5   | –   | V/ $\mu\text{s}$ |
| $t_{gt}$                       | gate controlled turn-on time                 | $I_{TM} = 1.0\text{ A}$ ; $V_D = V_{DRM(max)}$ ; $I_G = 25\text{ mA}$ ; $di_G/dt = 5\text{ A}/\mu\text{s}$                   | –   | 2   | –   | $\mu\text{s}$    |




$\alpha$  = conduction angle

Fig 2. Maximum on-state dissipation as a function of RMS on-state current; typical values.



$t_p \leq 20 \text{ ms}$

Fig 3. Maximum permissible non-repetitive peak on-state current as a function of pulse width for sinusoidal currents; typical values.



$n$  = number of cycles at  $f = 50 \text{ Hz}$

Fig 4. Maximum permissible non-repetitive peak on-state current as a function of number of cycles for sinusoidal currents; typical values.






Fig 5. Maximum permissible RMS current as a function of lead temperature; typical values.




$f = 50 \text{ Hz}$ ;  $T_{\text{lead}} \leq 50 \text{ }^{\circ}\text{C}$

**Fig 6.** Maximum permissible repetitive RMS on-state current as a function of surge duration for sinusoidal currents; typical values.




$$a = \frac{V_{GT}(T_j)}{V_{GT}(25^{\circ}\text{C})}$$

**Fig 7.** Normalized gate trigger voltage as a function of junction temperature; typical values.



$$a = \frac{I_{GT}(T_j)}{I_{GT}(25^{\circ}\text{C})}$$

**Fig 8.** Normalized gate trigger current as a function of junction temperature; typical values.



$$a = \frac{I_L(T_j)}{I_L(25^{\circ}\text{C})}$$

**Fig 9.** Normalized latching current as a function of junction temperature; typical values.




Fig 10. Normalized holding current as a function of junction temperature; typical values.




Fig 11. On-state current as a function of on-state voltage; typical and maximum values.





Fig 12. Critical rate of rise of off-state voltage as a function of junction temperature; typical values.

9. Package outline

Plastic single-ended leaded (through hole) package; 3 leads

SOT54



DIMENSIONS (mm are the original dimensions)

| UNIT | A          | b            | b <sub>1</sub> | c            | D          | d          | E          | e    | e <sub>1</sub> | L            | L <sub>1</sub> <sup>(1)</sup> |
|------|------------|--------------|----------------|--------------|------------|------------|------------|------|----------------|--------------|-------------------------------|
| mm   | 5.2<br>5.0 | 0.48<br>0.40 | 0.66<br>0.56   | 0.45<br>0.40 | 4.8<br>4.4 | 1.7<br>1.4 | 4.2<br>3.6 | 2.54 | 1.27           | 14.5<br>12.7 | 2.5                           |

Note

1. Terminal dimensions within this zone are uncontrolled to allow for flow of plastic and terminal irregularities.

| OUTLINE<br>VERSION | REFERENCES |       |       |  | EUROPEAN<br>PROJECTION | ISSUE DATE |
|--------------------|------------|-------|-------|--|------------------------|------------|
|                    | IEC        | JEDEC | EIAJ  |  |                        |            |
| SOT54              |            | TO-92 | SC-43 |  |                        | 97-02-28   |

Fig 13. SOT54 (TO-92).



10. Revision history

Table 6: Revision history

| Rev | Date     | CPCN | Description                            |
|-----|----------|------|----------------------------------------|
| 01  | 20010329 | -    | Product specification; initial version |

## 11. Data sheet status

| Data sheet status <sup>[1]</sup> | Product status <sup>[2]</sup> | Definition                                                                                                                                                                                                                                                                                                             |
|----------------------------------|-------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Objective data                   | Development                   | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.                                                                                                                            |
| Preliminary data                 | Qualification                 | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.                                     |
| Product data                     | Production                    | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A. |

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

## 12. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## 13. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Philips Semiconductors - a worldwide company

**Argentina:** see South America

**Australia:** Tel. +61 2 9704 8141, Fax. +61 2 9704 8139

**Austria:** Tel. +43 160 101, Fax. +43 160 101 1210

**Belarus:** Tel. +375 17 220 0733, Fax. +375 17 220 0773

**Belgium:** see The Netherlands

**Brazil:** see South America

**Bulgaria:** Tel. +359 268 9211, Fax. +359 268 9102

**Canada:** Tel. +1 800 234 7381

**China/Hong Kong:** Tel. +852 2 319 7888, Fax. +852 2 319 7700

**Colombia:** see South America

**Czech Republic:** see Austria

**Denmark:** Tel. +45 3 288 2636, Fax. +45 3 157 0044

**Finland:** Tel. +358 961 5800, Fax. +358 96 158 0920

**France:** Tel. +33 1 4728 6600, Fax. +33 1 4728 6638

**Germany:** Tel. +49 40 23 5360, Fax. +49 402 353 6300

**Hungary:** Tel. +36 1 382 1700, Fax. +36 1 382 1800

**India:** Tel. +91 22 493 8541, Fax. +91 22 493 8722

**Indonesia:** see Singapore

**Ireland:** Tel. +353 17 64 0000, Fax. +353 17 64 0200

**Israel:** Tel. +972 36 45 0444, Fax. +972 36 49 1007

**Italy:** Tel. +39 039 203 6838, Fax. +39 039 203 6800

**Japan:** Tel. +81 33 740 5130, Fax. +81 3 3740 5057

**Korea:** Tel. +82 27 09 1412, Fax. +82 27 09 1415

**Malaysia:** Tel. +60 37 50 5214, Fax. +60 37 57 4880

**Mexico:** Tel. +9-5 800 234 7381

**Middle East:** see Italy

**For all other countries apply to:** Philips Semiconductors,  
Marketing Communications,  
Building BE, P.O. Box 218, 5600 MD EINDHOVEN,  
The Netherlands, Fax. +31 40 272 4825

**Netherlands:** Tel. +31 40 278 2785, Fax. +31 40 278 8399

**New Zealand:** Tel. +64 98 49 4160, Fax. +64 98 49 7811

**Norway:** Tel. +47 22 74 8000, Fax. +47 22 74 8341

**Philippines:** Tel. +63 28 16 6380, Fax. +63 28 17 3474

**Poland:** Tel. +48 22 5710 000, Fax. +48 22 5710 001

**Portugal:** see Spain

**Romania:** see Italy

**Russia:** Tel. +7 095 755 6918, Fax. +7 095 755 6919

**Singapore:** Tel. +65 350 2538, Fax. +65 251 6500

**Slovakia:** see Austria

**Slovenia:** see Italy

**South Africa:** Tel. +27 11 471 5401, Fax. +27 11 471 5398

**South America:** Tel. +55 11 821 2333, Fax. +55 11 829 1849

**Spain:** Tel. +34 33 01 6312, Fax. +34 33 01 4107

**Sweden:** Tel. +46 86 32 2000, Fax. +46 86 32 2745

**Switzerland:** Tel. +41 14 88 2686, Fax. +41 14 81 7730

**Taiwan:** Tel. +886 22 134 2451, Fax. +886 22 134 2874

**Thailand:** Tel. +66 23 61 7910, Fax. +66 23 98 3447

**Turkey:** Tel. +90 216 522 1500, Fax. +90 216 522 1813

**Ukraine:** Tel. +380 44 264 2776, Fax. +380 44 268 0461

**United Kingdom:** Tel. +44 208 730 5000, Fax. +44 208 754 8421

**United States:** Tel. +1 800 234 7381

**Uruguay:** see South America

**Vietnam:** see Singapore

**Yugoslavia:** Tel. +381 11 3341 299, Fax. +381 11 3342 553

**Internet:** <http://www.semiconductors.philips.com>

(SCA72)

Contents

1 Description . . . . . 1

2 Features . . . . . 1

3 Applications . . . . . 1

4 Pinning information . . . . . 1

5 Quick reference data . . . . . 2

6 Limiting values . . . . . 2

7 Thermal characteristics . . . . . 3

7.1 Transient thermal impedance . . . . . 3

8 Characteristics . . . . . 4

9 Package outline . . . . . 8

10 Revision history . . . . . 9

11 Data sheet status . . . . . 10

12 Definitions . . . . . 10

13 Disclaimers . . . . . 10



PHILIPS

Let's make things better.