TMPZ84C00AP-6 / TMPZ84C00AM-6 / TMPZ84C00AT-6 TMPZ84C00AP-8 / TMPZ84C00AM-8 / TMPZ84C00AT-8

TLCS-Z80 MPU: 8-BIT MICROPROCESSOR

OUTLINE AND FEATURES

The TMPZ84C00A is an 8-bit microprocessor (hereinafter referred to as MPU), which provides low power operation and high performance.

Built into the TMPZ84C00A are bus control, memory control and timing control circuits in addition to paired 6 general purpose registers, accumulator, flag registers and an arithmetic-and-logic unit.

The TMPZ84C00A is fabricated using Toshiba's CMOS Silicon gate Technology.

The pricipal functions and features of the TMPZ84C00A are as follows.

Table 1.1 Operating Frequency and Supply Current

	Operating	Supply Cur	rent (TYP.)
Produce Name	Frequency	AT RUN	AT STAND BY
TMPZ84C00AP- 6/AM-6/AT-6	6MHz	15mA	0.5µA
TMPZ84C00AP- 8/AM-8/AT-8	8MHz	20mA	0.5µA

060489

- (1) Commands compatible with the Zilog Z80 MPU.
- (2) Low power consumption
- (3) DC to 8MHz operation (at $5V \pm 10\%$)
- (4) Single 5V power supply $(5V \pm 10\%)$
- (5) Operating temperature (-40° C to 85°C)
- (6) Powerful set of 158 instrucitons available
- (7) Powerful interrupt function
 - (a) Non-maskable interrupt terminal (NMI)
 - (b) Maskable interrupt terminal (INT)

The following 3 modes are selectable:

- 8080 compatible interrupt mode (interrupt by Non-Z80 family peripheral LSI)
 (Mode 0)
- Restart interrupt (Mode 1)

- Daisy chain structure interrupt using Z80 family peripheral LSI (Mode 2)
- (8) An auxiliary resister provided to each of general purpose registers
- (9) Two index registers
- (10) 10 addressing modes
- (11) Built-in refresh circuit for dynamic memory
- (12) Molded in 40-pin DIP package (P), 40-pin SOP package (M) and 44-pin PLCC package (T).

Further, in the following text and explanations for charts and tables, hexadecimal numbers are directly used without giving an identification to explanation of address, etc. to the extent not to cause confusions.

Note: Z80 is a trademark of Zilog Inc., U.S.A.

2. PIN ASSIGNMENT AND FUNCTIONS

The pin assignment and I/O pin names and brief functions of TMPZ84C00A are shown below.

2.1 PIN ASSIGNMENT (TOP View)

The pin assignment of the TMPZ84C00A are as shown in Figure 2.1 and Figure 2.2.




Figure 2.1 DIP, SOP Pin Assignment

Figure 2.2 PLCC Package Pin Assignment

2.2 PIN NAMES AND FUNCTIONS

I/O pin names and functions are as shown Table 2.1.

Table 2.1 Pin names and Functions

(1/2)

Pin	Q'ty (Number)	Туре	Function
D0-D7	8	Input/output 3-state	The 8-bit bi-directional data bus.
A0-A15	16	Output 3-state	The 16-bit address bus. These pins specify memory and I/O port addresses. During a refresh cycle, the refresh address is output.
М1	1	Output	The Machine Cycle 1 signal. In an operation code fetch cycle, this pin goes "0" with the MREQ signal. At the execution of a 2-byte operation code, this pin goes "0" for each operation code fetch. In a maskable interrupt acknowledge cycle, this pin goes "0" with the IORQ signal.
RD	1	Output 3-state	The Read signal. It indicates that the MPU is ready for accepting data from memory or I/O device. The data from the addressed memory or I/O devices is gated by this signal onto the MPU data bus.
WR	1	Output 3-state	The Write signal. This signal is output when the data to be stored in the addressed memory or I/O device is on the data bus.
MREQ	1	Output 3-state	The Memory Request signal. When the execution address for memory access is on the address bus, this pin goes "0". During a memory refresh cycle, this pin also goes "0" with RFSH signal.
IORQ	1	Output 3-state	The Input/Output Request signal. This pin goes "0" when the address for an I/O read or write operation is on the low-order 8 bits (A0 through A7) of the address bus. The IORQ signal is also output with the M1 signal at interrupt acknowledge to tell an I/O device that the interrupt response vector can be placed on the data bus.
CLK	1	Input	The Single-phase Clock Input. When the clock input is placed in the DC state (continued "1" or "0" level), this pin stops operating and holds the state of that time.

(2/2)

			(2/2)
Pin	Q'ty (Number)	Туре	Function
RESET	1	Input	The Reset signal input. RESET signal is used for initialization MPU and must be kept in active state ("0") for a period of at least 3 clocks.
TNT	1	Input	The Maskable Interrupt signal. An interrupt is caused by the peripheral LSI. An interrupt is acknowledged when the interrupt enable flipflop (IFF) is set to "1" by software. The INT pin is normally wire-ORed and requires an external pullup resistor for these applications.
WAIT	1	Input	The Wait Request signal. This signal indicates to the MPU that the addressed memory or I/O device is not ready for data transfer. As long as this signal is "0", the MPU is in the Wait state.
BUSREQ	1	Input	The bus Request signal. The BUSREQ signal forces the MPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR to be placed in the high-impedance state. This signal is normally Wire-ORed and requires an external pullup resistor for these applications.
BUSACK	1	Output	The Bus Acknowledge signal. In response to the BUSREQ signal, the BUSACK signal indicates to the requesting peripheral LSI that the MPU address bus, data bus, and control signals MREQ, IORQ, RD and WR have been put in the high-impedance state.
HALT	1	Output	The Halt signal. This pin goes "0" when the MPU has executed a Halt instruction and is in the Halt state.
RFSH	1	Output	The refresh signal. When the dynamic memory refresh address is on the low-order 8 bits of the address bus, this signal goes "0". At the same time, the MREQ signal also goes active ("0").
NMI	1	Input	The Non-maskable Interrupt Request signal. This interrupt request has a higher priority than the maskable interrupt and is not dependent on the interrupt enable flip-flop (IFF) state.
NC (PLCC only)	4	_	Not connected internaly. Please use by open.
V _{CC}	1	power supply	+ 5 V
Vss	1	power supply	0 V

3. FUNCTIONAL DESCRIPTION

The system configuration, functions and basic operation of the TMPZ84C00A are described here.

3.1 BLOCK DIAGRAM

The block diagram of the internal configuration is shown in Figure 3.1.




Figure 3.1 Block Diagram

3.2 SYSTEM CONFIGURATION

The MPU has the configuration shown in Figure 3.1. The address signal is put on the address bus via the address buffer. The data bus is controlled for input or output by the data bus interface. Both the address and data buses are put in the high-impedance state by the \overline{BUSEQ} signal input to make them available for other peripheral LSIs. The Opcode read from memory via the data bus is written to the instruction register. This Opcode is decoded by the instruction decoder. According to the result of the decoding, control signals are sent to the relevant devices. Receiving these control signals, the ALU performs arithmetic operations. The register array temporarily hold the information required to perform operation.

The following describes the MPU's main components and functions which the user must understand to operate the TMPZ84C00A.

[1] Internal Register Groups

The configuration of the internal register groups is as follows:

(1) Main registers

A, F, B, C, D, E, H, L

(2) Alternate registers

(3) Special purpose registers

Figure 3.3 shows the configuration of the internal register groups. The register groups, each being of a static RAM, consists of eighteen 8-bit registers and four 16-bit registers. The following describes the function of each register:

- (1) Main registers (A, F, B, C, D, E, H, L)
- (a) Accumulator (A)

The accumulator is an 8-bit register used for arithmetic and data transfer operations.

(b) Flag register (F) (see Fig. 3.2)

The flag register is an 8-bit register to hold the result of each arithmetic operation. Actually, the 6 of the 8 bits are set ("1")/reset ("0") according to the condition specified by an instruction.




Figure 3.2 Flag Register Configuration

The following 4 bits are directly available to the programmer for setting the jump, call and return instruction conditions:




Figure 3.3 Flag Register Configuration

Sign flag (S)

When the result of an operation is negative, the S flag is set to "1". Actually, the content of bit 7 of accumulator is stored in this flag.

• Zero flag (Z)

When all bits turn out to be "0" s after operation, the Z flag is set to "1" . Otherwise, it is set to "0".

With a block search instruction (CPI, CPIR, CPD or CPDR), the Z flag is set to "1" if the source data and the accumulator data match.

With a block I/O instruction (INI, IND, OUTI or OUTD), the Z flag is set to "1" if the content of the B register used as the byte counter is "0" at the end of comparison.

Parity/overflow flag (P/V)

This flag has two functions. One is the parity flag (P) that indicates the result of a logical operation (AND A, B etc.). The P flag is set to "1" if the parity is even as a result of the operation on signed values by two's complement. It is reset to "0" if the parity is odd. With a block search instruction (CPI, CPIR, CPD or CPDR) and a block transfer instruction (LDI or LDD), the P flag indicates the state of the byte counter (register pair B and C). It is set to "1" if the byte counter is not "0" and reset to "0" when the byte counter becomes "0" (at the end of comparison or data transfer). The content of the interrupt enable flip-flop (IFF) is saved to the P flag when the contents of the R register or I register are transferred to the accumulator.

The other use of the P/V flag is the overflow flag (V) that indicates whether an overflow has occurred or not as a result of an arithmetic operation. The V flag is set to "1" when the value in the accumulator gets out of a range of the maximum value +127 and the minimum value -128 and therefore cannot be correctly represented as a two's complement notation.

Whether the P/V flag operates as the P flag or V flag is determined by the type of the instruction executed.

• Carry flag (C)

The C flag is set to "1" if a carry occurs from bit 7 of the accumulator or a borrow occurs as a result of an operation.

The following two flags are not available to the programmer for the test and set ("1")/reset ("0") purposes. They are internally used by the MPU for BCD arithmetic operations.

· Half carry flag (H)

The H flag is used for holding the carry or borrow from the low-order 4 bits of a BCD operation result. When a DAA instruction (decimal adjust) is executed, the MPU automatically uses the H flag to adjust the result of a decimal addition or subtraction.

Add/subtract flag (N)

In BCD operation, algorithm is different between addition and subtraction. The N flag indicates whether the executed operation is addition or subtraction.

For change of the flag state depending on the instruction, see 3.4 "TMPZ84C00A Instruction Set".

(c) General-purpose registers (B, C, D, E, H, L)

General-purpose registers consist of 8 bits each. They are used as 16-bit register pairs (BC, DE, HL) as well as independent 8-bit registers to supplement the accumulator. The B register and the register pair BC are used as counters when a block I/O, block transfer, or search instruction is executed. The register pair HL has various memory addressing features as compared with the register pairs BC and DE.

(2) Alternate registers (A', F', B', C', D', E', H', L')

The configuration of the alternate registers is exactly the same as that of the main registers. There is no instruction that handles the alternate registers directly. The data in the alternate registers are processed by moving them into the main registers by means of exchange instructions as shown below:

EX AF, AF'
$$(A \leftrightarrow A', F \leftrightarrow F')$$

EXX $(B \leftrightarrow B', C \leftrightarrow C', D \leftrightarrow D', E \leftrightarrow E', H \leftrightarrow H', L \leftrightarrow L')$

When a high-speed interrupt response has been requested within the system, these instruction can be used to quickly move the contents of the accumulator, flag registers, and general-purpose registers into the corresponding registers. This eliminates the need for transferring the register contents to/from the external stack during execution of the interrupt handling routine, thereby shortening the interrupt servicing time greatly.

- (3) Special purpose registers (I, R, IX, IY, SP, PC)
- (a) Interrupt page address register (I)

The TMPZ84C00A provides two kinds of interrupts: maskable interrupt (INT) and non-maskable interrupt (NMI). The maskable interrupt provides three modes (0, 1, and 2) in which the interrupt is handled. These modes can be selected by instructions IM0, IM1, and IM2 respectively. In Mode 2, any memory location can be called indirectly depending on the interrupt. For this purpose, the I register stores the high-order 8 bits of the indirect address. The low-order 8 bits are supplied from the interrupting peripheral LSI. This scheme permits calling the interrupt handling routine from any memory location in an extremely short access time. For the details of interrupts, see [4] "Interrupt Capability".

(b) Memory refresh register (R)

The R register is used as the memory refresh counter when the dynamic RAM is used for memory. This permits using of the dynamic memory in the same manner as the static memory. The Low-order 7 bits of this 8-bit register is automatically incremented for each instruction fetch. While the MPU decodes and executes the fetched instruction, the contents of the R register are synchronized with the refresh signal to place the low-order 8 bits on the address bus. This operation is all performed by the MPU and, therefore, dose not need a special processing by program. The MPU operation is not delayed by this operation. During refresh, the contents of the I register are placed on the high-order 8 bits of the address bus.

(c) Index registers (IX, IY)

The two independent index registers IX and IY hold the 16-bit base address when used in the index addressing mode. In this addressing mode, the memory address obtained by adding the contents of an index register to the displacement value (for example, LD IX+40H) is specified. This mode is convenient for using data tables. Also these registers can be used separately for memory addressing and data retaining registers.

(d) Stack pointer (SP)

The stack pointer is a 16-bit register to provide the start address information in the stack area in the external RAM. The content of the stack pointer is decremented at the execution of a CALL instruction or PUSH instruction or interrupt handling and is incremented at the execution of a return instruction or POP instruction. At the execution of a CALL instruction or interrupt handling, the current content of the program counter is saved into the stack. At the execution of a return instruction, the content is restored from the stack to the program counter. These operations are all performed by the MPU automatically. However, the other registers are not saved or restored automatically. For the storing of the contents of these registers, an exchange instruction (EX or EXX) for alternate register, a PUSH or a POP instructions must be used. When a PUSH instruction is executed, the contents of the specified register are saved into the stack. When a POP instruction is executed, the contents of the stack are moved to the specified register.

These data are restored on a last-in, first-out basis. Use of the stack permits processing of multiple-level interrupts, deep subroutine nestings, and various data manipulation very easily. The stack pointer is not initialized in the hardware approach. Therefore, it is required to allocate the stack area in RAM to specify initialization (at the highest address of the stack area) in the initial program.

(ex)													
(HEX)				M E M O R Y ADDRESS (HEX)		UCTION	The contents of the Si before the instruction is accepted.						
LOWER	FFEB	CO	rection	direction	1230	CALL	1500H	FFF1					
	FFEC FFED FFEE FFEF	82 23 05 33	save di	restore d	1500 1501	PUSH PUSH	AF BC	FFEF ; A=05, F=23 FFED ; B=B2, C=C0					
HIGHER	FFF0	12	 	ļ	1600 1601 1602	POP POP RET	BC AF	FFEB FFED FFEF					

The foregoing example shows the stack pointer and stack operations in which the instructions starting with the CALL at address 1230H and ending with the RET at address 1602H have been executed. However, it is assumed that there is no instruction or interrupt other than shown above that uses the stack during the execution. When the value the stack pointer before executing the CALL instruction at address 1230H indicates address FFF1H, address 1233H is stored at addresses FFF0H and FFEFH because the CALL instruction consists of 3 bytes, then the stack pointer is decremented. Similarly, the data are saved or restored sequentially according to the instructions. These stack and stack pointer operations are all performed automatically.

(e) Program counter (PC)

The program counter holds, in 16 bits, the memory address of the instruction to be executed next. The MPU fetches the instruction from the memory location indicated by the program counter. When the content of the program counter is put on the address bus, the program counter is incremented automatically. However, it is not incremented with a jump instruction, a call instruction, or interrupt processing. Instead, the specified new address is set on it. With a return instruction, the content restored from the stack is set on the program counter. These operations are all performed automatically and therefore, no care is required for programming.

[2] Halt Capability

When a HALT instruction has been executed, the MPU is put in the halt state. The halt capability can be used to halt the MPU against the external interrupts, thereby reducing the power dissipation. In the halt state the states of MPU's internal registers are retained. The halt state is cleared by reset or when an interrupt is accepted. For the details of halt operation, see [3] "Basic Timing".

(1) Halt operation

When a HALT instruction has been executed, the MPU sets the HALT signal to "0" to indicate that the MPU is going to be put in the halt state. Actually, the MPU in the halt state automatically continues executing NOP instructions if there is the system clock input. However, the program counter is not incremented. This keeps the refresh signal generated when the dynamic memory is used. During halt, the MPU's internal states are retained. By using TLCS-Z80's clock generator/controller (TMPZ84C60P or TMPZ84C61AP), the clock input control for these halt operations is realized easily.

(2) Releasing the halt state

The halt state is cleared by accepting an interrupt (the $\overline{\text{INT}}$ or $\overline{\text{NMI}}$ signal input) or by reset (the $\overline{\text{RESET}}$ signal input). When an interrupt is accepted, the halt state is cleared and the interrupt handling routine is executed. However, a maskable interrupt (INT) cannot be accepted unless the interrupt enable flip-flop (IFF) is set.

Note that when the halt state is cleared by the RESET signal, the MPU is reset and the program counter is set to "0".

[3] RESET Signal

Holding the $\overline{\text{RESET}}$ pin at the low level ("0") under the following conditions, the MPU's internal states are reset:

- (1) The supply voltage level is within the operational voltage range.
- (2) System clock stabilization.
- (3) Holding the RESET signal at the low level ("0") for at least 3 full clock cycles. When the RESET signal goes high ("1"), the MPU starts executing instructions from address 0000H after at least 2T state dummy cycles.

 When reset, the MPU performs the following processing:
 - (1) Program counter

0000H is set.

(2) Interrupt

The interrupt enable flip-flop (IFF) is reset to "0" to disable the maskable interrupt. For the maskable interrupt processing, mode 0 is specified.

(3) Control output

All control outputs are made inactive ("1"). Therefore, the halt state is also cleared.

(4) Interrupt page address register (I register)

The content of the R register becomes 00H.

(5) Refresh register (R register)

The content of the R register becomes 00H.

The contents of the registers other than above and the external memory do not change.

Therefore, they must be initialized as required.

[4] Interrupt Capability

The interrupt capability is used to suspend the execution of the current program and execute the processing of the requested peripheral LSI. Normally, this interrupt processing routine contains the data exchange and transfer of status and control information between the MPU and the peripheral LSI. When this routine has been completed, the MPU returns to the active state before the interrupt has been accepted.

The TMPZ84C00A provides the non-maskable interrupt (NMI) and maskable interrupt (INT) capabilities which are detected by the NMI and INT interrupt request signals, respectively. A non-maskable interrupt, when caused by a peripheral LSI, is accepted unconditionally. This interrupt is used to support critical functions such as the protection of the system from unpredictable happening including power failure. A maskable interrupt can be enabled or disabled by program. For example, if the timer is used and, therefore, an interrupt is not desired, the system can be programmed to disable the interrupt. Table 3.1 lists the processing by interrupt source.

TOSHIBA

(1) Interrupt enable/disable

A non-maskable interrupt cannot be disabled by program, while a maskable interrupt can be enabled or disabled by program. The MPU has the interrupt enable flip-flop (IFF). A maskable interrupt can be enabled or disabled by setting this flip-flop to "1" (set) or "0" (reset) through an EI instruction (enable) or a DI instruction (disable) in program. Actually, the IFF consists of two flip-flops IFF1 and IFF2. IFF1 is used to select between the enable and disable of a maskable interrupt. IFF2 holds the state of IFF1 before a maskable interrupt has been accepted. Both IFF1 and IFF2 are reset to "0" when any of the following conditions occurs, disabling an interrupt:

- MPU reset
- Execution of DI instruction
- Acceptance of maskable interrupt

Both IFF1 and IFF2 are set to "1" when the following condition occurs, enabling an interrupt:

Execution of EI instruction

Actually, the waiting maskable interrupt request is accepted after the execution of the instruction that follows the EI instruction.

This delay by one instruction is caused by accepting an interrupt after completion of the execution of a return instruction if the instruction following the EI instruction is a return instruction.

In the above operation, the contents of IFF1 and IFF2 are the same.

Table 3.1 Processing by Interrupt Source

Interrupt Source	Priority	Programmed condition		Vector address	Interrupt return instruction
Non-maskable interrupt (the falling edge of NMI)	1	None		Address 66H	RETN
Maskable interrupt (INT becomes "0" at instruction's last clock)	2	FF = 1	Mode 0	Instruction from peripheral LSI. Normally, CALL or RST instruction.	(Note) RET I
				Address 38H.	
			Mode 2	The address indicated by the data table (memory) at the address specified by I register (high-order 8 bits) and data from peripheral LSI (low-order 8 bits, LSB = "0").	

060489

Note: Mode 0 applies when the instruction from peripheral LSI is CALL or RST instruction.




Figure 3.4 Interrupt Enable Flip-Flop (IFF)

When a non-maskable interrupt has been accepted, IFF1 is reset to "0" (interrupt disable) until an EI or RETN instruction is executed, so as to prevent from accepting the next interrupt. For this purpose, the state (interrupt enable/disable) of IFF1 immediately before non-maskable interrupt acceptance must be stored. This state is copied into IFF2 upon acceptance of a non-maskable interrupt. The content of IFF2 is copied into the parity flag at the execution of the following instructions, so that the copied data can be tested or stored:

- The load instruction (LD A, I) to load the contents of the I register into the accumulator.
- The load instruction (LD A, R) to load the contents of the R register into the accumulator.

When the return instruction (RETN) from the non-maskable interrupt is executed, the contents of the current IFF2 are copied back to IFF1. If an operation which changes the contents of IFF2 (due to the execution of EI or DI instruction, for example) has not been performed during interrupt handling, IFF1 automatically returns to the state immediately before the interrupt acceptance. Table 3.2 lists the states of IFF1 and IFF2 after execution of interrupt-related instructions.

Operation sequence	IFF1	IFF2	Remarks
NPU reset	0	0	
EI	1	1	
NMI acceptance	0	1	
LD A, I	*	*	Parity flag←IFF2
RETN	1	1	IFF1←IFF2
LD A, R	*	*	Parity flag←IFF2
INT acceptance	0	0	
RETI	*	*	
EI	1	1	
NMI acceptance	0	1	
DI	0	0	
RETN	*	*	

Table 3.2 State of IFF1 and IFF2

Note: *= no change

060489

(2) Interrupt processing

With a non-maskable interrupt, the internal NMI flip-flop is set to "1" on the falling edge of the interrupt signal, $\overline{\text{NMI}}$. The state of this flip-flop is sampled on the rising edge of the last clock of each instruction to accept an interrupt. A maskable interrupt is accepted if the interrupt signal $\overline{\text{INT}}$ is low ("0") on the rising edge of the last clock of each instruction and the interrupt enable state (IFF=1 and $\overline{\text{BUSREQ}}$ signal=inactive ("1")) is on. The following is the processing to be performed after a non-maskable interrupt and a maskable interrupt are accepted:

(a) Non-maskable interrupt (NMI)

When a non-maskable interrupt has been accepted, the MPU performs the following processing:


- 1 The internal NMI flip-flop is reset to "0".
- 2 IFF1 is reset to "0", disabling the maskable interrupt.

The contents of the IFF1 immediately before the interrupt acceptance are copied into the IFF2.

- 3 The contents of the current program counter are saved into the stack.
- 4 The instructions starting from non-maskable interrupt vector address 66H are executed.

A non-maskable interrupt processing program terminates after executing the RETN instruction. This return instruction performs the followings:

- 1 The contents of the current IFF2 are copied into IFF1.
- 2 The contents of the program counter are restored from the stack.



060489

Figure 3.5 Non-Maskable Interrupt Processing

(b) Maskable interrupt (INT)

When a maskable interrupt has been accepted, the MPU performs the following processings:

- Both IFF1 and IFF2 are reset to "0", disabling the maskable interrupts.
- 2 The contents of the current program counter are saved into the stack.
- 3 A maskable interrupt is serviced in one of the three modes 0, 1 and 2. A mode is selected by executing the instruction IMO, IM1or IM2 before the interrupt is serviced. The instructions are executed starting from the vector address corresponding to the selected mode.

TOSHIBA TMPZ84C00A

Mode 0

In mode 0, the interrupting peripheral LSI puts a restart instruction (RST) or a call instruction (CALL) on the data bus and the MPU executes the interrupt service routine according to that instruction. At reset, this mode is automatically set.




Figure 3.6 Interrupt Processing in Mode 0

Mode 1

When an interrupt is accepted in mode 1, restart is performed from address 0038H. Therefore, the service routine for this interrupt is programmed from the address 0038H.




Figure 3.7 Interrupt Processing in Mode 1

Mode 2

The interrupt processing in mode 2 requires a 16-bit pointer consisting of the high-order 8 bits of the I register and the low-order 8 bits (with the LSB="0") of the data fetched from the TLCS-Z80 family peripheral LSI. Therefore, the necessary value must be loaded in the I register beforehand. This pointer is used to specify the memory address in the table. The contents of the specified address and the next address provide the start address of the service routine. Therefore, use of this mode requires the table of the service routine's start address (16 bits) to be set at appropriate location under software control. This location can be anywhere in memory.

The LSB of the table pointer is set to "0" because a 2-byte data is needed to specify the service routine start address in 16 bits and start that address from an even-number address. In the table, the start address begins with the low-order byte followed by the high-order byte as shown in Figure 3.8.




Figure 3.8 Interrupt Processing in Mode 2

Mode 2 is used in the daisy chain interrupt processing using TLCS-Z80 family LSI. TLCS-Z80 family peripheral LSIs all contain the interrupt priority controller in daisy chain structure. In this interrupt structure, the interrupt request signals are connected one after another and given priorities for processing when two or more maskable interrupt requests occur at a time. Only the interrupt vector from the peripheral LSI having the highest priority is put on the data bus. By receiving the interrupt vector in mode 2, the processing for that peripheral LSI can be performed. When an interrupt requested by a peripheral LSI having a priority higher than that of the current peripheral LSI during the execution of the interrupt processing routine, the higher priority interrupt can be enabled by the EI instruction to form an interrupt nesting.

The maskable interrupt processing program terminates by executing an RETI instruction. This return instruction performs the following processings:

- Restores the content of the program counter from the stack.
- Notifies the requesting peripheral LSI of the termination of interrupt processing.

3.3 MPU STATUS TRANSITION DIAGRAM AND BASIC TIMING

The following describes the MPU status transition and the basic timing of each MPU operation.

[1] Instruction Cycle

Each TMPZ84C00A instruction is executed by combining the basic operations of memory read/write, input/output, bus request/acknowledge, and interrupt. These basic operations are performed synchronizing with the system clock (the CLK signal).

One clock period is called a state (T). The smallest unit of each basic operation is called a machine cycle (M). Each instruction consists of 1 to 6 machine cycles and each machine cycle consists of 3 to 6 clock states basically. However, the number of clock states in a machine cycle can be increased by the $\overline{\text{WAIT}}$ signal described later on. Figure 3.9 shows an example of the basic timing of a 3-machine-cycle instruction.

The first machine cycle (M1) of each instruction is the cycle in which the Opcode of the instruction to be executed next is read (this is called the Opcode fetch cycle). The Opcode fetch cycle basically consists of 4 to 6 clock states. In the machine cycle that follows the Opcode fetch cycle, data is transferred between the MPU and the memory or peripheral LSIs. This operation basically consists of 3 to 5 clock states.




Figure 3.9 Example of MPU Basic Timing (3-Machine-Cycle Instruction)

[2] Status Transition Diagram




Figure 3.10 Status Transition Diagram

[3] Basic Timing

Opcode fetch cycle (M1)

In the Opcode fetch cycle, MPU fetches an Opcode in the machine-language codes in memory. This is also called the M1 cycle because it is the first machine cycle to execute each instruction.

Figure 3.11 shows the basic timing of a basic Opcode fetch cycle.

In clock state T1, the content of the program counter is put on the address bus. The $\overline{\text{M1}}$ signal goes "0", indicating to the MPU that this is the Opcode fetch cycle. At the same time, $\overline{\text{MREQ}}$ and $\overline{\text{RD}}$ signals go "0". When the $\overline{\text{MREQ}}$ signal goes "0", the address signal has already been stabilized. Therefore, this signal can be used for the memory chip enable signal. The $\overline{\text{RD}}$ signal indicates that the MPU is ready to accept the data from memory. By these signals, the MPU accesses memory to fetch the Opcode in the instruction register. The MPU samples the $\overline{\text{WAIT}}$ signal on the falling edge of clock state T2. If the $\overline{\text{WAIT}}$ signal is "0" on the falling edge of clock state T2 and the following wait state (TW), the next state becomes clock state TW. Figure 3.12 shows the delay state of the Opcode fetch cycle caused by the $\overline{\text{WAIT}}$ signal.

The data (Opcode) on the data bus is fetched on the rising edge of clock state T3 then, the $\overline{\text{MREQ}}$, $\overline{\text{RD}}$, and $\overline{\text{MI}}$ signals go "1". In clock state T3, a memory refresh address is put on the low-order 8 bits of the address bus and the $\overline{\text{RFSH}}$ signal goes "0" and the $\overline{\text{MREQ}}$ signal goes "0" again. This signal indicates that the memory refresh cycle is on. At this time, the contents of the I register are put on the high-order 8 bits of the address bus and the 8 bits of the R register are put on the low-order 8 bits of the address bus. By using the $\overline{\text{RFSH}}$ and $\overline{\text{MREQ}}$ signals, memory refresh is performed in clock state T3 and T4. However, the $\overline{\text{RD}}$ signal remains "1" because the contents of the memory refresh address are not put on the data bus.

In clock state T4, the MREQ signal returns to "1". The refresh address is kept output until the rising edge of the clock state T1 in the next machine cycle, keeping the RFSH signal set to "0". The cycle delay state caused by setting the WAIT signal to "0" is the same in the memory read/write, input/output, and maskable interrupt acknowledge cycles. The diagram of the cycle delay state caused by the WAIT signal set to "0" is omitted in the following description.




Figure 3.11 Opcode Fetch Timing




Figure 3.12 Opcode Fetch Timing Incliding Wait State

(2) Memory read/write operations

Figure 3.13 shows the basic timing of memory read/write operations (except for the Opcode fetch cycle) in the same diagram for convenience.

In each operation, the memory address signal to read/write data on the address bus is output in clock clock state T1. The operation in which the WAIT signal is sampled in clock state T2 and the following TW state is the same as the Opcode fetch cycle.

In memory read, memory data is put on the data bus by the address, \overline{MREQ} , and \overline{RD} signals. The MPU reads this data.

In memory write, the memory address signal is put on the address bus then the \overline{MREQ} signal is set to "0" to put the write data onto the data bus. When the data bus has been stabilized, the \overline{WR} signal is output in clock state T2. The WR signal can be used as the memory write signal.




Figure 3.13 Memory Read/Write Cycle Timing

(3) Input/output operations

Figure 3.14 shows the basic timing of input/output operations. The feature of the I/O operation timing is that, regardless of the state of the \overline{WAIT} signal in clock state T2, the I/O cycle automatically goes in the wait state (TW*) after clock T2. The \overline{WAIT} signal is sampled on the falling edge of TW*. If the \overline{WAIT} signal is "0" on the falling edges of TW* and the following clock state, the I/O operation enters into clock state TW*. Clock state TW* is inserted because the \overline{IORQ} signal goes "0" in clock state T2, so that it is too late to sample the \overline{WAIT} signal after decoding the I/O port address. In each of input and output operations, the I/O port address is put on the low-order 8 bits of the address bus in clock state T1. On the high-order 8 bits, the contents of the accumulator or B register are output. In clock state T2, the \overline{IORQ} signal goes "0" instead of the \overline{MREQ} signal. The \overline{IORQ} signal can be used as the chip enable signal for a peripheral LSI.

In an input operation, the contents of the input port are read onto the data bus by the address, \overline{IORQ} , or \overline{RD} signals. The MPU reads this data.

In an output operation, the output port address and the output data are respectively put on the address bus and data bus in clock state Tl, then the \overline{IORQ} and \overline{WR} signals go "0" in clock state T2. The \overline{WR} signal can be used as the output port write signal.




Figure 3.14 I/O Operating Timing

(4) Bus request and bus acknowledge operations

Figure 3.15 shows the basic timing of bus request and bus acknowledge operations.

The address bus (A0 through A15), data bus (D0 through D7), \overline{MREQ} , \overline{IORQ} , \overline{RD} , and \overline{WR} signals controlled by the MPU can be put in the high-impedance state (floating) to electrically disconnect them from the MPU. This operation, after sampling the \overline{BUSREQ} signal on the rising edge of the last clock of each machine cycle, starts on the rising edge of the next clock if this signal is found "0".

Subsequently, these buses are controlled by external peripheral LSIs. For example, data can be directly transferred between memory and these peripheral LSIs. This state is cleared if the \overline{BUSREQ} signal is found "1" after sampling it on the rising edge of each subsequent clock state (TX), and enters into the next machine cycle. During the floating state, the \overline{BUSACK} signal goes "0" to indicate it to the peripheral LSIs.

In this state, however, no memory refresh is performed and, therefore, the RFSH signal is set to "1". Hence, to maintain this state for a long time with a system using dynamic memory, memory refresh must be performed by the external controller.

Note that, in the floating state, neither maskable interrupt (INT) nor non-maskable interrupt (NMI) can be accepted.




Figure 3.15 Bus Request and Bus Acknowledge Timing

(5) Maskable interrupt acknowledge operation

Figure 3.16 shows the basic timing of the maskable interrupt acknowledge.

The MPU samples the maskable interrupt request signal ($\overline{\text{INT}}$) on the rising edge of the last clock of each instruction execution. If the $\overline{\text{INT}}$ signal is found "0", a maskable interrupt is accepted except in the following cases:

- The interrupt enable flip-flop is reset to "0".
- The BUSREQ signal is "0".

When a maskable interrupt has been accepted, a special Opcode fetch cycle is generated. In this cycle, 2 clock states of wait state (TW*) is automatically inserted after the clock state T2. The \overline{WAIT} signal is sampled on the falling edges of the second clock state TW* and the following clock state TW and, if the \overline{WAIT} signal is found "0", the instruction cycle enters in the next clock state TW. In this Opcode fetch cycle, the \overline{IORQ} signal goes "0" in the first TW* state instead of the \overline{MREQ} signal while, in a normal Opcode fetch cycle, the \overline{MREQ} signal goes "0" in clock state T1. This indicates to the maskable interrupt requesting LSI that the 8-bit interrupt vector can be put on the data bus. The MPU reads this data to perform interrupt processing. Therefore, the contents of the program counter put on the address bus are not used. Unlike an ordinary I/O operation, the \overline{RD} signal does not go "0".

In clock state T3, the memory refresh address signal is put on the address bus for memory refresh like normal Opcode fetch cycle and the RFSH signal goes "0". In the subsequent machine cycles (M2 and M3), the contents of the current program counter are saved into the stack. In machine cycles M4 and M5, the contents of the I register (the high-order 8 bits) and the contents of the address indicated by the address of the vector (the low-order 8 bits) from the peripheral LSI are fetched in the program counter.




Figure 3.16 Maskable Interrupt Acknowledge Timing

(6) Non-maskable interrupt acknowledge operation

Figure 3.17 shows the basic timing of non-maskable interrupt acknowledge.

When the non-maskable interrupt request signal (\overline{NMI}) goes low, the internal non-maskable flip-flop is set to "1". The \overline{NMI} signal is detected in any timing of each instruction. However, the internal NMI flip-flop is sampled on the rising edge of the last clock of each instruction. Therefore, the \overline{NMI} signal should go low by the last clock state of an instruction.

The Opcode fetch cycle for non-maskable interrupt request acknowledge is generally the same as the ordinary Opcode fetch cycle. However, the Opcode on the data bus at the time is ignored. The contents of the current program counter are saved into the stack in the subsequent machine cycles (M2 and M3). In the following machine cycle, the operation jumps to address 0066H, the non-maskable interrupt vector address. The machine cycles after these depend on the contents of the fetched Opcode.




Figure 3.17 Non-Maaskable Inpterrupt Acknowledge Timing

(7) Halt operation

When a HALT instruction is fetched in the Opcode fetch cycle, the MPU sets the HALT signal to "0" synchronized with the falling edge of clock state T4 to indicate it to the peripheral LSI and stops operating. If the system clock is kept supplied in the halt state, the MPU continues executing NOP instructions. This is done to output refresh signals when the dynamic memory is used. The NOP instruction execution cycle is the same as the ordinary Opcode fetch cycle except the data on the data bus are ignored.

The halt state is cleared when an interrupt is accepted or the RESET signal is set to "0" to reset the MPU. Figure 3.18 shows the halt state clear operation by interrupt acknowledge. An interrupt is sampled on the rising edge of the last clock (clock state T4) of the NOP instruction. A maskable interrupt can be accepted when the INT signal is "0". A non-maskable interrupt is accepted when the internal NMI flip-flop which is set on the falling edge of the NMI signal is set at "1". However, it is required that the interrupt enable flip-flop is set to "1" for a maskable interrupt to be accepted. The interrupt processing for the accepted interrupt starts from the next cycle.

However, when the supply of the system clock has been stopped by the power down operation, it is required to restart the supply of the system clock and input the $\overline{\text{INT}}$ signal until the execution of one instruction is completed or the $\overline{\text{RESET}}$ signal until 3 clocks are input. Figure 3.19 shows the timing of clearing the halt state caused by power down. By using TLCS-Z80's clock generator/controller (TMPZ84C60P or TMPZ84C61AP), above-stated operation is realized easily.

For the reset operation, see (8) "Reset operation". Note that the \overline{INT} and \overline{NMI} signals are shown on the same diagram in Figures 3.18 and 3.19 for convenience.




Figure 3.18 Timing of Clearing Halt State Caused by Interrupt Acknowledge




Figure 3.19 Timing of Clearing Halt State Caused By Power Down

(8) Reset operation

Figure 3.20 shows the basic timing of reset operation.

To reset the MPU, the \overline{RESET} signal must be kept at "0" for at least 3 clocks. When the \overline{RESET} signal goes "1", instruction execution starts from address 0000H after a dummy cycle of at least 2 clock states.




Figure 3.20 Reset Timing

TOSHIBA

3.4 TMPZ84C00A INSTRUCTION SET

This subsection lists the TMPZ84C00A instruction codes and their functions. The table below lists the symbols and abbreviations used to describe the instruction set. The symbols which require special attention are described in the locations in which they appear.

• Symbols (1/2)

Classification	Symbol	Meaning
Register	r, g	Register B, C, D, E, H, L, A,
	t	Register pair BC, DE, HL
		Stack pointer SP
	q	Register pair BC, DE, HL, AF
	р	Register pair BC, DE
		Index register IX
		Stack pointer SP
	s	Register pair BC, DE
		Index register IY
		Stack pointer SP
	t _H	Higher register of register pair
		(B, D, H)
		Higher 8 bits of stack pointer (SP)
	qн	Higher register of register pair
		(B, D, H, A)
	IXH	Higher 8 bits of index register IX
	IYH	Higher 8 bits of index register IY
	PCH	Higher 8 bits of program counter (PC)
	tլ	Lower register of register pair
		(C, E, L)
		Lower 8 bits of stack pointer (SP)
	q٤	Lower register of register pair
		(C, E, L, F)
	IXL	Lower 8 bits of index register IX
	IYL	Lower 8 bits of index register IY
	PCL	Lower 8 bits of program counter (PC)
	rb	Bit b (0-7) of register (B, C, D, E, H, L, A)

• Symbols (2/2)

Classification	Symbol	Meaning
Memory	mn	Memory address represented in 16 bits.
	(HL) _b	m indicates higher 8 bits and n, lower 8 bits. Bit b (0-7) of the contents of the memory
	(1.276	address indicated by register pair HL.
	(IX + d) _b	Bit b (0-7) of the contents of the memory
		address indicated by the value obtained by adding 8-bit data d to the content of index
	(IY + d) _b	register IX. Bit b (0-7) of the contents of the memory
	(77 1 47)	address indicated by the value obtained by
		adding 8-bit data d to the content of index register IY.
Flag change symbol	0	Reset to "0" by operation.
3 3- 3,	1	Set to "1" by operation.
	-	No change
	*	Affected by operation
	x	Undefined
	P	Handled as parity flag.
		P = 0: odd parity
		P = 1: even parity
	V	Handled as overflow flag.
		V = 0: No overflow
		V = 1: Overflow
Operator	←	Transfer
	0	Exchange
	+	Add
	_	Subtract
	^	Logical and between bits.
	V	Logical or between bits.
	⊕	Exclusive or between bits
Others	IFF	Interrupt enable flip-flop
	CY	Carry flag
	Z	Zero flag

TMPZ84C00A Instruction Set (1/9)

ITEMJ CLASSI	Assembler	Object		Eupstion				F	lag			****	No. OF	No. OF	
-FICA- TION	mnemonic	76 543 210	Hex	Function	s	Z		Н	:	P/V	N	С	CY- CLES	STA- TES	
	LD r.g	01 rrr ggg	40+r×8+g	r+g	.	-	х	-	Χ	-	-	-	1	4	
	LD r,n	00 rrr 110	06+r×8	г+п	-	-			х	-	-	-	2	7	r rrr
		on non non	n		ļ		ļ	ļ			ļ				9 999
	LD r,(HL) LD r,(IX+d)	01 rrr 110 11 011 101	46+r×8	r+(HL) r+(IX+d)		ļ 		ļ .		ļ 	ļ 		2.	?.	B 000
	[[[[[[[[[[[[[[[[[[[[01 rrr 110	46+r×8	11(1240)	-	-	X	-	χ	-	-	-	5	19	C 001
		old ddd ddd	d												D 010 E 011
	LD r,(IY+d)	11 111 101	FD	r+(IY+d)	-	-	χ	-	χ	-	-	-	5	19	H 100
		01 rrr 110	46+r×8												L 101
		dd ddd ddd	d					1		i					A 111
	LO (HL),r	01 110 rrr	70+r	(HL)+r						ļ 		.	2.	7	
l	LD (IX+d),r	11 011 101 01 110 rrr	70+r	l (IX+d)+r	-	-	χ	-	X	-	-	-	5	19	
		dd ddd ddd	d												
ŀ	LD (IY+d),r	11 111 101	FD	(IY+d)←r			χ		х	···-	-		5	19	
		01 110 rrr	70+r	<u> </u>					"					10	
∢		dd ddd ddd	d												
0 1	LD (HL),n	00 110 110	36	(HL)←n	-	-	χ	-	X	-	-	-	3	10	
~		nn nnn nnn	n												
∢	LD (IX+d), n	11 011 101 00 110 110	36	(IX+d)←n	-	-	X	-	X	-	-	-	5	19	
+ 4		dd ddd ddd	d d												
7 0		nn ann nan	n												
	LD (IY+d),n	11 111 101	FD	(IY+d)←n			X	-	X	-	-		5	19	
⊢		00 110 110	36	, ,			Û						•		
a p		dd ddd ddd	d												
•		nn nan nnn	n							ļ					
8	LD A,(BC)	00 001 010	0A	A+(BC)			Х		. Х				. 2	7.	
	LD A,(DE) LD A,(mn)	00 011 010	1A	A+(DE)			Χ.		.х				2	7	
	LU A, (IIII)	חחת מחת חת	3A n	A+(mn)	-	-	Х	-	K	-	-	-	4	13	
		mm anom maim	m												
	LD (BC),A	00 000 010	02	(BC)+A	-		Х	-	χ	_	_	-	2	7	
	LD (DE),A	00 010 010	12	(DE)+A	-	_	Х	-	χ	-	-	-	2	7	
	LD (mn),A	00 110 010	32	(mn)←A	-	-	Х	-	χ	-	-	-	4	13	
		nn nan nnn	n .												
	LD A,I	mm mmm mmm 11 101 101	m	6. T	ļ										
	LU M,1	01 010 111	57	A+I	*	٠	Х	0	X	IFF	0	-	2	9	
	LD A,R	11 101 101	ED	A←R			X	0		IFF	0		2	9	
		01 011 111	5F				^	ŭ	^	AFT	٠	-	۷	9	
	LD I,A	11 101 101	ED	I+A	-	-	Х	-	Х	-	_		2	9	
		01 000 111	47										_		
	LD R,A	11 101 101	ED	R←A	-	-	χ	-	Х	-	-	-	2	9	
	10 +	01 001 111	4F		L .						_				
DATA LOAD	LD t,mn	oo tto ooi	01+t×10	t⊬mn	-	-	Х	-	Х	-	~	-	3	10	
DA LO		mm mmm mmm	n m						-						BC 00
<u>-</u>	LD IX,mn	11 011 101	DD	IX←mn			X		χ				4	14	DE 01
6		00 100 001	21	***			^		^]	'"	HL 10
. 9		on non non	n				-						Į		SP 11
←		am ama mam	m		:										

Note: r,g means any of the registers A, B, C, D, E, H, L.

IFF in "Flag" column indicates that the content of the interrupt enable flip-flop is copied into the P/V flag.

TMPZ84C00A Instruction Set (2/9)

ITEM/ CLASS:	Assembler	Object Binary	code	Function				F	lag				No. OF	No. OF	
·FICA· TION	mnemonic	76 543 210			s	Z		н		P/V	N	С	CY- CLES	STA- TES	
	LD IY,mn	11 111 101	FĎ	IY←mn	-	-	Х	-	χ	-	-	-	4	14	
		00 100 001	21		ŀ			;			:				
		an ana ana	n												
	LD HL,(mn)	00 101 010	m 2A	He /most X				<u>.</u>				į			
	LD HE, (MIN)	00 101 010	n n	H←(mn+1) L+(mn)	-	-	X	-	χ	-	-	-	5	16	BC 00
		mm mmm mmm	m	-											DE 01
	LO t,(mn)	11 101 101	EO	t _H ←(mn+1)	-	-	Х	-	Х	-	-	-	6	20	HL 10
		01 tt1 011	48+t×10	t∟←(mn)											SP 11
		nn nnn nan	п												
	LD IX,(mn)	11 011 101	m DD	IXH←(mn+1)				ļ				ļ			
	10 10, (4111)	00 101 010	2A	IXL←(mn)	-	~	X	-	χ	-	-	_	6	20	
ŧ .		nn nan nan	n					:			:		,		
۵		ana mana mana	m												
∢	LD IY,(mn)	11 111 101	FD	IYH←(mn+1)	-	-	Х	-	χ	-	-	-	6	20	
۱ ٥		00 101 010	2A	IYL←(mn)											
		na nan man	n m												
4	LD (mn), HL	00 100 010	22	(mn+1)←H					χ		·····	ļ	5	16	
+	(),	nn nnn nnn	n	(mn)+L			^		^			-	٦	10	
۵		mm mmm mmm	m												
-	LD (mn),t	11 101 101	ED	(mn+1)+tH	-	-	Х	-	χ	-	-	-	6	20	
_		01 tt0 011	43+t×10	(mn)←t∟							:				
8		an ana ana mmm mmm ana	n m												
, 9	LD (mn), IX	11 011 101	DD	(mn+1)←IX _H	ļ			····	x				6	20	
-		00 100 010	22	(mn)←IX _L			^		^			_	ľ	20	
		an nna ana	n]` ′ -	l										
		an man man	m								<u>.</u>				
	LD (mn),IY	11 111 101	FD	(mn+1)+IYH	-	-	X	-	χ	-	-	-	6	20	
		00 100 010	22	(mn)←IYL	ļ			:			:				
		mm amm mam	n m												
	LD SP,HL	11 111 001	F9	SP+HL			Х	- -	χ	~	 : -		1	6	
	LD SP,IX	11 011 101	DD	SP+IX	-	-	Х		X	-	-	-	2	10	
	ļ	11 111 001	F9									<u> </u>		<u>]</u>	
	LD SP,IY	11 111 101	FD	SP+IY	-	-	χ	-	X	-	-	-	2	10	
	PUSH q	11 111 001 11 qq0 101	F9	(CD-2)+a, (CD-1)+a				<u>.</u>			ļ	į			
	ruon y	11 040 101	C5+q×10	(SP-2)+q_,(SP-1)+q _H , SP+SP-2	-	-	X	-	X	_	-	-	3	11	9 99 BC 00
	PUSH IX	11 011 101	DD	(SP-2)+IXL,(SP-1)+IXH			χ	-	х			···	4	15	DE 01
	[11 100 101	E5	SP+SP-2									,		HL 10
	PUSH IY	11 111 101	FD	(SP-2)+IYL,(SP-1)+IYH	-	-	χ	-	X	_	-	-	4	15	AF 11
		11 100 101	E5	SP+SP-2				į				į			
	POP q	11 qq0 001	C1+q × 10	qµ+(SP+1),qt+(SP),	-	-	X	-	Х	-	-	-	3	10	
	POP IX	11 011 101	DD	SP+SP+2 IX _H +(SP+1), IX _L +(SP)		• • • • • •				· · · · · · ·					
	1.0. 1	11 100 001	E1	SP+SP+2	_	-	X	-	X	-	-	-	4	14	
	POP IY	11 111 101	FD	IYH+(SP+1),IYL+(SP)			χ	-	X	_			4	14	
	L	11 100 001	E 1	SP+SP+2			^						•	•~	
*1	EX DE,HL	11 101 011	EB	DE↔HL			χ		X	-	-	-	. 1	4	
*'	EX AF, AF'	00 001 000	08	AF↔AF'			X		X	-		-	1	4	
	EXX	11 011 001	D9	BC ↔ BC', DE ↔ DE', HL ↔ HL'	- :	- :	χ	-	X	-		-	1	4	

Note: tis any of the register pairs BC, DE, HL, SP.

q is any of the register pairs AF, BC, DE, HL.

 $(PAIR)_{H^*}(PAIR)_{L}$ refer to high order and low order eight bits of the register pair respectively. (Ex) $BC_L = C$, $AF_H = A$.

*1 : EXCHANGE

TMPZ84C00A Instruction Set (3/9)

ITEM/	Assembler	Object	code		1				lag				No.	No.	
-FICA-	mnemonic	Binary	Hex	Function				,	ay				OF CY-	OF STA-	
TION		76 543 210			s	z	:	Н		P/V	N	c	CLES	TES	
ш	EX (SP),HL	11 100 011	E3	H⇔(SP+1),L⇔(SP)	-	: -	Ξĸ	: -	ΞX	: -	<u>:</u> -	: -	5	19	
HANG	EX (SP),IX	11 011 101	DD	IX _H ↔(SP+1)	-	-	K	-	X	-	: -	-	6	23	
¥		11 100 011	E3	IXL⇔(SP)		İ	<u>.</u>	<u> </u>			<u> </u>		l		
×	EX (SP),IY	11 111 101	FD	IYH⇔(SP+1)	-	-	X	-	X	-	-	-	6	23	l
ш		11 100 011	E3	IYL⇔(SP)	<u> </u>	<u>: </u>	<u>:</u>		<u>!</u>	<u>!</u>	<u>:</u>	<u>:</u>	<u> </u>		
	LDI	11 101 101	ED	(DE)+(HL),DE+DE+1	-		X	0	X	*м	0	-	4	16	
	LDIR	10 100 000 11 101 101	AO ED	HL+HL+1,BC+BC-1	ļ	ļ	÷			. .	<u>.</u>	į		ļ	
	LDIN	10 110 000	BO	(DE)+(HL),DE+DE+1 HL+HL+1,BC+BC-1 Repeat until	-	-	X	0	X	0	0	-	5	21	+[8C < >0]
ĸ		10 110 000	100	BC=0									4	16	+[BC=0]
ш	LDD	11 101 101	ED	(DE)+(HL),DE+DE-1		j	χ	0	x			·····			
N U		10 101 000	A8	HL+HL-1,BC+BC-1	-	1	`		. ^	*м	. "	-	4	16	
Z &	LDDR	11 101 101	ED	(DE)+(HL),DE+DE-1	· -		X	0	X	0		-	5	21	+[BC< > 0]
K m		10 111 000	B8	HL+HL-1,BC+BC-1 Repeat until			. "		! "	: "			4	16	+[BC=0]
- S				BC=0											
× ×	CPI	11 101 101	ED	A-(HL)	•	* N	X	•	X	*и	1	-	4	16	
00		10 100 001	A1	HL←HL+1,BC←BC-1						. "					
8 8	CPIR	11 101 101	ED	A-(HL),HL←HL+1,BC←BC-1	*	*N	Х		X	*M	1	-	5	21	+[BC < > 0 &
шш		10 110 001	B1	Repeat until A=(HL) or BC=0		<u>:</u>	<u>.</u>		<u>.</u>	į	<u>:</u>		4	16	A < > (HL)
	CPD	11 101 101	ED	A-(HL)	٠	•N	Х		X	*м	1	-	4	16	<pre>K[BC=0 or A= (HL)]</pre>
	0.000	10 101 001	A9	HL+HL-1,BC+BC-1		į	<u>.</u>	į			ļ	į	ļ		(/1
	CPDR	11 101 101	ED	A-(HL),HL+HL-1,BC+BC-1	•	• N	X		X	*м	1	-	5	21	←[BC < > 0 &
	ADD A,r	10 111 001 10 000 rrr	89	Repeat until A=(HL)or BC=0	<u> </u>	<u>. </u>	<u>:</u>	<u>; </u>	<u>: </u>	<u> </u>	<u>: </u>	_	4	16	A< > (HL) *[BC=0 or
	ADD A,r ADD A,n	11 000 110	80+r C6	A+A+r A+A+n			X.	•	X.		<u> 0</u> .	•	1.	4.	A= (HL)]
	ADD A, II	nn nan ana	n	A-A+II	١.	*	X	•	X	٧	0	•	2	7	
	ADO A,(HL)	10 000 110	86	A+A+(HL)						ļ	÷	· · · · · ·			
	ADD A,(IX+d)	11 011 101	DD	A+A+(IX+d)			: Х : Х		. X X	V	0		2	?	rrr
	., ,	10 000 110	86				: ^		: ^	. *	: "		3	19	B 000
٨		dd ddd ddd	d												C 001 D 010
0	ADD A,(IY+d)	11 111 101	FD	A+A+(IY+d)	*		K		χ	٧	. 0	•	5	19	D 010 E 011
o l		10 000 110	86			:			:	:	:	:			H 100
۲٥		dd ddd ddd	d		ļ	Ĭ	<u>.</u>	<u>.</u>	i		:	Ė			L 101
۵	ADC A,r	10 001 rrr	88+r	A+A+r+CY	•	٠	Х	•	χ	V	0	٠	. 1	4	A 111
Z	ADC A,n	11 DO1 110	CE	A+A+n+CY	•	٠	X		X	٧	0	٠	2	7	
۷	ADC A (III.)	an nna nnn	n					<u></u>	ļ	<u>.</u>	<u>.</u>				
O	ADC A,(HL) ADC A,(IX+d)	10 001 110 11 011 101	BE DD	A+A+(HL)+CY		·		*	Х	. V	0	•	2	7.	
-	NUC A, (1X+U)	10 001 110	8F	A+A+(IX+d)+CY	•	•	X	*	X	٧	0	•	5	19	
Σ		dd ddd ddd	d												
I	ADC A,(IY+d)	11 111 101	FD	A+A+(IY+d)+CY		•		···	ļ		<u> </u>				
_	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	10 001 110	8E	(11.6).E1	•	Ť		1	: ^	٧		•	5	19	
4		dd ddd ddd	ď												
	SUB r	10 D10 rrr	90+r	A+A-r	•		X		. x	v	1	•	1	4	
-	SUB n	11 010 110	D6	A+A-n	•		χ.				1	•	2	7	
æ		กภ ภภก กกก	n										-		
8	SUB (HL)	10 010 110	96	A+A-(HL)	٠	*	Х	•	х	v	1	•	2	7	
ĺ	SUB (IX+d)	11 011 101	DD	A+A-(IX+d)		٠			χ		1		5	19	
İ		10 010 110	96					1							
		dd ddd ddd	d					į. .		,			l	l	
	SUB (IY+d)	11 111 101	FD	A+A-(IY+d)	*	٠	Х	•	X	٧	1	٠	5	19	
		10 010 110	96												
		qq qqq qqq	d	<u></u> .										- 1	

Note : *M P/V flag is 0 if the result of 8C -1 = 0, otherwise P/V = 1.

*N Z flag is 1 if A = (HL), otherwise Z = 0.

[] Indicates the total condition of the number of cycles and states indicated by arrow.

r means any of the registers A, B, C, D, E, H, L.

TMPZ84C00A Instruction Set (4/9)

ITEM/	Assembler	Object	code					FI	ag				No. OF	No. OF	
FICA-	mnemonic	8inary 76 543 210	Hex	Function	-	Z		н		P/V	N	. c	CY.	STA- TES	
	000 4 -	10 011 rrr	00	0.0 - 6V	<u>-</u>	-				V	_	: •	_	_	r rrr
	SBC A,r	11 011 110	98+r DE	A+A-r-CY A+A-n-CY	•	•	X		. X . X		1	•	2	7	B 000
	CDC A (UI)	nn nnn nnn 10 011 110	9E	A+A-(HL)-CY	· · · · · ·	•	χ	•	χ	٧				7	D 010
	SBC A,(HL) SBC A,(IX+d)	11 011 101	DD	A+A-(IX+d)-CY			χ.				<u>1</u>		2	19	E 011
	350 M,(28.0)	10 011 110	9E	(1/1/2)			^		'n	·	•	1	1	15	H 100
		dd ddd ddd	d			:									L 101
	SBC A,(IY+d)	11 111 101	FD	A←A-(IY+d)-CY	•		Х	•	χ	٧	1	•	5	19	A 111
		10 011 110	9E			:									
		dd ddd ddd	d				: }					į			į .
_	AND r	10 100 rrr	A0+r	A←A∧r						. Р.			1.	4	l
∢	AND n	11 100 110	E6	A←A∧n	1.		X	1	χ	Р	0	0	2	7 .	1
_		nn nnn nnn	In		ļ		·					į <u>.</u>		ļ <u>.</u>	ł
o	AND (HL)	10 100 110 11 011 101	DD DD	A+A∧(HL) A+A∧(IX+d)	1.	•		1		. Р Р	0		2	19	ł
0	AND (IX+d)	10 100 110	A6	D. B. A. T. V. T. A.	1			1	^	,		: "	"	1,3	
_		dd ddd ddd	d				:								I
۵	AND (IY+d)	11 111 101	FD	A+A^(IY+d)	•		X	1	Х	P	0	. 0	5	19	İ
z	` '/	10 100 110	A6	· · ·		:							ľ	'	1
∢		dd ddd ddd	d		1						<u>.</u>		l		
U	OR r	10 110 rrr	B0+r	A←A∨r].*		χ	0	Х	Р	0	0	1	4]
-	OR n	11 110 110	F6	A←A∨n	•	٠	Х	0	Х	Р	0	0	2	7	
H H		na nna nan	n								<u>.</u>	į			ļ
Σ	OR (HL)	10 110 110	B6	A←A∨(HL)			X		Х		0	0	2	?.	ł
II.	OR (1X+d)	11 011 101	00	A+A√(IX+d)	*	•	Х	: 0	X	P	0	0	5	19	
-	1	10 110 110 dd ddd ddd	B6										ļ		
~	OR (IY+d)	11 111 101	d FD	A←A√(IY+d)	· ···	•	¥	:	: Y	Р		:	5	19	1
⋖	(2,14)	10 110 110	В6	1			^		. ^				ا ا	"	
_		do dad dad	d								:			ł	
Ξ	XOR r	10 101 rrr	A8+r	A←A∀r	•	*	X	0	X	Р	0	0	1	4]
80	XOR n	11 101 110	EE	A←A₩n	•		X		X	Р	0	0	2	7	
8		on non non	n		.	ļ	<u>.</u>		ļ		ļ				Į.
w	XOR (HL)	10 101 110	AE	A+A∀(HL)		į .				<u>Р</u>		. 0	2	7.	ł
	XOR (IX+d)	11 011 101	DD	A+A∀(IX+d)	1.	•	X	0	X	Р	0	0	5	19	i
		10 101 110 dd ddd ddd	AE d		ĺ	:				:		Ė	1		
	XOR (IY+d)	11 111 101	FD	A+A→(IY+d)	·		Y	n		P	0		5	19	
	(2)	10 101 110	AE			:	: ^	: `	: "	: '	: "	: *	١		1
		dd ddd ddd	d	1									1		l
	CP r	10 111 rrr	B8+r	A-r			χ	•	Х		1	•	1	4	1
	CP n	11 111 110	FE	A-n	•	•	X	٠	Х	٧	1		2	7	l
]	nn non nnn	n			ļ	ļ	į	:	; ;	;	. .		ļ	Į
	CP (HL)	10 111 110	BE	A-(HL)						٧			2	ļ?.	ł
	CP (IX+d)	11 011 101	00	A-(IX+d)	1 *	*	X	•	X	٧	1	•	5	19	
		10 111 110 dd ddd ddd	BE			1	:								
	CP (IY+d)	11 111 101	FD	A-(IY+d)	•		. Y	•		ν	1	•	5	19	1
	,	10 111 110	BE	1 (2.14)		1	: ^		^	: '	: *			1 **	l
		dd ddd ddd	d			1	1			i			-		
	INC r	00 rrr 100	04+r×8	r+r+1	•		X	. •	χ	ν	. 0	i -	1	4	1
	INC (HL)	00 110 100	34	(HL)+(HL)+1			χ		χ	٧			3	11	1
	INC (IX+d)	11 011 101	DD	(IX+d)+(IX+d)+1	•		Х			• • • • • • •	.,	-	6	23]
		00 110 100	34					:	:	:	:				1
	l	dd ddd ddd	d			:	:	:	:	:	:	:	1	1	J

Note : r means any of the registers A, B, C, D, E, H, L.

TMPZ84C00A Instruction Set (5/9)

ITEM/ CLASSI	Assembler	Object	1			-		F	lag	-			No.	No. OF		
FICA- TION	mnemonic	76 543 210	Hex	Function	s	I	:	Н		P/V	N	C	CY- CLES	STA- TES		
ETIC	INC (IY+d)	11 111 101 00 110 100 dd ddd ddd	FD 34 d	(IY+d)+(IY+d)+1	*	•	х	*	Х	٧	0	-	6	23		
- ARITHM OG I CAL	DEC (HL) DEC (IX+d)	00 rrr 101 00 110 101 11 011 101 00 110 101 dd ddd ddg	05+r×8 35 DD 35 d	r+r-1 (HL}+(HL)-1 (IX+d)+(IX+d)-1	•	•	Х	*	X X X	V V	1 1	-	3	11 23	r B C D	000 001 010 011
8 'B I T	DEC (IY+d)	11 111 101 00 110 101 dd ddd ddd	FD 35 d	(IY+d)+(IY+d)-1	•	•	Х	*	X	٧	1	-	6	23	H L	100 101 111
ONTROL	DAA CPL NEG	00 100 111 00 101 111 11 101 101	27 2F ED	Decimal adjust accumulator A+A A+0-A	* *	* -	X X X	1.	X X X	. Р . – . V	- 1 1	• -	. 1 . 2	4 4 8		
MPU CC	CCF SCF	01 000 100 00 111 111 00 110 111	3F 37	CY+ <u>CY</u> CY+1	 .	 	X X	X 0	X	- -	0	. 1.	1	4		
POSE	NOP HALT DI EI	00 000 000 01 110 110 11 110 011	76 F3	no operation MPU Halted IFF+0	 		X	-	X X X		-		1	4		
LAL-PUR HMETIC,	IM 0	11 111 011 11 101 101 01 000 110	FB ED 46	IFF+1 Set interrupt mode 0	- -	. <u>-</u> -	X	-	Х Х	-	-	-	2	8		
GENEL	IM 2	11 101 101 01 010 110 11 101 101 01 011 110	56 ED 5E	Set interrupt mode 1 Set interrupt mode 2	-	- 		-		-	-	-	2	8 8		
	ADD HL,t	00 tt1 001 11 101 101 01 tt1 010	09+t×10 ED 4A+t×10	HL+HL+t HL+KL+t+CY	-	-	X X	X X	X	- V	0	•	3	11 15	BC	00
1ETIC	SBC HL,t	11 101 101 01 tt0 010 11 011 101	ED 42+t×10	HL+HL-t-CY IX+IX+p	•	*	X	x	X	v -		•	4	15	DE HL SP	01 10 11
RITHM	ADD IY,s	00 pp1 001 11 111 101 00 ss1 001	09+p×10 FD 09+s×10	IY+IY+s	-	-				-		•	4	15 15	BC DE	pp 00 01
BITA	INC t INC IX	00 tt0 011 11 011 101 00 100 011	03+t×10 DD 23	t+t+1 IX+IX+1	-		X X	-	X	- -	-	-	1 2	6 10	IX SP	10
16-6	INC IY DEC t	11 111 101 00 100 011 00 tt1 011	FD 23 08+t×10	IY+IY+1 t←t-1	-	-	X X	-	X	-	-	-	2	10	BC DE	00 01
	DEC IX	11 011 101 00 101 011 11 111 101	DD 28 FD	IX+IX-1 IY+IY-1	-	-	X	-	X	-	-	-	2	10	IY SP	10
ROTATE	RLCA	00 101 011	2B 07	CY 7 + 0 A	-	-	х	0	х	-	0	•	1	4		

Note: ss is any of the register pairs BC, DE, HL, SP. PP is any of the register pairs BC, DE, IX, SP. rr is any of the register pairs BC, DE, IY, SP.

TMPZ84C00A Instruction Set (6/9)

ITEM/ CLASSI	Assembler	Object Binary	ode Hex	Function				F	ag				No. OF	No. OF	
-FICA- TION	mnemonic	76 543 210			s	Z		н		P/V	N	С	CY-	STA- TES	
	RLA	00 010 111	17	CY 7 + 0 A	-	-	x	0	Х	-	0	•	1	4	
	RRCA	00 001 111	OF	7 → 0 CY	-	-	х	0	х	-	0	•	1	4	
	RRA	00 011 111	1F	7 → 0 → CY	-	-	X	0	X	-	0	٠	1	4	
	RLC r	11 001 011	СВ		•	•	X	0	X	Р	0	•	2	8	r rrr B 000
	RLC (HL)	00 000 rrr 11 001 011	00+r CB		•	•	X	0	X	Р	0	•	4	15	C 001
	RLC (IX+d)	00 000 110 11 011 101	06 DD			•		0	х	р	D	•	6	23	D 010 E 011
IFT		11 001 011 dd ddd ddd 00 000 110	CB d 06	CY 7 + 0 r,(HL),(IX+d),(IY+d)											H 100 L 101 A 111
S H	RLC (IY+d)	11 111 101 11 001 011 dd ddd ddd	FD CB		•	•	X	0	Х	р	0		6	23	
T E		00 000 110	06		ļ	ļ	<u>.</u>	<u>.</u>	! !	<u></u>	<u>.</u>	ļ			
۲ ک	RL r	11 001 011 00 010 rrr	CB 10+r		*	•	X	0	X	Р	0	•	2	8	İ
0	RL (HL)	11 001 011	СВ		•	٠	χ	0	X	Р	0	•	4	15	
	RL (IX+d)	00 010 110 11 011 101 11 001 011 dd ddd ddd	16 DD CB d	CY 7 ← 0 r,(HL),(IX+d),(IY+d)	•	•	Х	0	Х	Р	0	•	6	23	
	RL (IY+d)	00 010 110 11 111 101 11 001 011 dd ddd ddd	16 FD CB		•	•	χ	0	X	Р	0	•	6	23	
	RRC r	00 010 110 11 001 011 00 001 rrr	16 CB 08+r		•	•	X	0	х	Р	0	•	2	8	
	RRC (HL)	11 001 011	CB		•	•	Х	0	Х	Р	0	•	4	15	
	RRC (IX+d)	00 001 110 11 011 101 11 001 011 dd ddd ddd	DD CB	7 → 0 → CY r,(HL),(IX+d),(IY+d)	*	•	Х	0	Х	Р	С	•	6	23	
	RRC (IY+d)	00 001 110 11 111 101 11 001 011 dd ddd ddd	DE FD CB d		•	•	Х	0	X	P	0	•	6	23	
	AR r	00 001 110 11 001 011 00 011 rrr	0E CB 18+r		•	•	X	0	х	P	0	•	2	8	
	RR (HL)	11 001 011	СВ		•	•	Х	0	Х	P	0	•	4	15	1
	RR (IX+d)	00 011 110 11 011 101 11 001 011 dd ddd ddd	1E DD CB	7 → 0 → CY r,(HL),(IX+d)	•	•	х	0	Х	P	0	*	6	23	
L		00 011 110	1E		\perp		;	:	:	<u>:</u>	_				J

Note: r means any of the registers A, B, C, D, E, H, L.

TMPZ84C00A Instruction Set (7/9)

CLASSI	Assembler	Object	Hex	Function				F	lag				No. OF	No. OF	
ION	mnemonic	76 543 210	liek.	1 011000	s	Z		Н		P/V	N	С	CY- CLES	STA- TES	
	RR (IY+d)	11 111 101 11 001 011 dd ddd ddd 00 011 110	FD CB d	7 → 0 → CY (1Y+d)	ŀ	*	Х	a	Х	Р	0	•	6	23	
	SLA r	11 001 011 00 100 rrr	CB 20+r		•	•	ļ	0	Х	Р	0	•	2	8	ГВ
	SLA (HL)	11 001 011 00 100 110 11 011 101	CB 26 DD			•	X		X	P P	0	•	6	15	C D E
		11 001 011 dd ddd ddd 00 100 110	CB d 26	CY ← 7 ← 0 ← 0 r,(HL),(IX+d),(IY+d)											H L A
	SLA (IY+d)	11 111 101 11 001 011 dd ddd ddd	FD CB		•	*	Х	0	X	Р	0	٠	6	23	
F F T	SRA r	00 100 110 11 001 011 00 101 rrr	26 CB 28+r		•	•	х	0	X	p	a	•	2	8	
SH	SRA (HL)	11 001 011 00 101 110	CB 2E		*	•	Х	0	Х	Р	a	•	4	15	
T A 7 E	SRA (IX+d)	11 011 101 11 001 011 dd ddd ddd 00 101 110	DD CB d	7 → 0 → CY	•	*	Х	0	Х	Р	0	•	6	23	
RO	SRA (IY+d)	11 111 101 11 001 011 dd ddd ddd	FD CB d	r,(HL),(IX+d),(IY+d)	•	•	х	0	х	Р	0	•	6	23	
	SRL r	00 101 110 11 001 011 00 111 rrr	2E CB 38+r		•	•	χ	0	х	P	0	•	2	8	
	SRL (HL)	11 001 011 00 111 110	CB 3E		•	•	Χ	0	X	P	0	•	4	15	
	SRL (IX+d)	11 011 101 11 001 011 dd ddd ddd	DD CB d	$0 \rightarrow 1 \rightarrow 0 \rightarrow CY$	•	*	Х	0	X	Р	0	•	6	23	
	SRL (IY+d)	00 111 110 11 111 101 11 001 011 dd ddd ddd	FD CB	r,(HL),(IX+d),(IY+d)	•	•	X	0	X	P	0	٠	6	23	
	RLD	00 111 110 11 101 101 01 101 111	3E ED 6F	A 7 4 3 0 7 4 3 0 (HL)	•	•	Х	0	X	Р	0	-	5	18	*1
	ARD	11 101 101 01 100 111	ED 67	A 7 43 0 7 43 0 (HL)	•	•	Х	0	X	Р	0	-	5	18	*1
TEST	BIT b,r	11 001 011 01 bbb rrr	CB 40+b×8+r	Z+rb	х	*	Х	1	Х	х	0	-	2	8	0 1
RESET AND	BIT b,(HL)	11 001 011 01 bbb 110	CB 46+b × 8	Z+(HL)b	Х		Х	1	X	х	0	-	3	12	2 3 4 5

The content of the upper half of the accumulator is unaffected.

The notation (HL)_b indicates bit _b (0 to 7) within the contents of the HL register pair.

The notation r_b indicates bit $_b$ (0 to 7) within the r register.

TMPZ84C00A Instruction Set (8/9)

ITEM/ CLASSI	Assembler	Object						F	lag	-			No. OF	No. OF	
-FICA-	mnemonic	76 543 210	Hex	Function	s	z		н		P/V	N	С	CY.	STA- TES	
	BIT b,(IX+d)	11 011 101 11 001 011 dd ddd ddd	DD CB	Z+(IX+d)b	X	*	Х	1	Х	Х	0	-	5	20	
-	BIT b,(IY+d)	01 bbb 110 11 111 101 11 001 011	46+b×8 FD CB	Z+(IY+d)b	X	•	Х	1	x	X	0	-	5	20	
TES	SET b,r	dd ddd ddd 01 bbb 110 11 001 011 11 bbb ccc	d 46+b×8 CB C0+b×8+r	rb+1	-	-	Х	-	Х	-	-	-	2	8	r
N D	SET b,(HL)	11 001 011 11 bbb 110	CB C6+b×8	(HL) b ←1	-	-	Х	-	Х	-	-	-	4	15	C 001 D 010
SET	SET b,(IX+d)	11 011 101 11 001 011 dd ddd ddd 11 bbb 110	DD CB d C6+b×8	(IX+d) _b ←1	-	-	Х	-	Х	-	-	-	6	23	E 011 H 100 L 101 A 111
ET RE	SET b,(IY+d)	11 111 101 11 001 011 dd ddd ddd 11 bbb 110	FD CB d C6+b×8	(IY+d) _b ←1	-	-	Х	-	X	-	-	-	6	23	b bbb 0 000 1 001
2	RES b,r	11 001 011 10 bbb rrr	CB 80+b×8+r	r _b +0	-	-	Х	-	χ	-	-	-	2	8	2 010
- -	RES b,(HL)	11 001 011 10 bbb 110	CB 86+b×8	(HL) _b +0	-	-	χ	-	Χ	-	-	-	4	15	4 100 5 101
	RES b,(IX+d)	11 011 101 11 001 011 dd ddd ddd 10 bbb 110	DD CB d 86+b×8	(1X+d) _b ←0	_	-	Х	-	Х	-	-	-	6	23	6 110 7 111
	RES b,(IY+d)	11 111 101 11 001 011 dd ddd ddd 10 bbb 110	FD CB d 86+b×8	(IY+d) _b ←D	-	-	X	-	Х	-	-	-	6	23	
	JP mn	11 000 011 nn nnn nnn mm mmm mmm	C3 n	PC←mn	-	-	х	-	Х	-	-	-	3	10	e represents the
	JP c,mn	11 ccc 010 an nnn ana mm mmm mmm	C2+c×8 n m	PC+mn (Only when condition is met)	-	-	Х	-	X	-	-	-	3	10	extension in the relative addressing
<u>a</u>	JR \$+e	00 011 000 aa aaa aaa	18 a	PC+\$+e	-	-	Х	-	Х	-	-	-	3	12	mode, a = e - 2. e is a signed
∑	JR C,\$+e	00 111 000 aa aaa aaa	38 a	If C=0, continue If C=1, PC+\$+e	 -	- -	X	- -	X	-	- -	 -		7 12	two's complement
	JR NC,\$+e	00 110 000 aa aaa aaa	30 a	If C=0, PC+\$+e If C=1, continue	<u>-</u>	X	-	X	-	-	 	. 3	12	number in the range of
	JR Z,\$+e	00 101 000 aa aaa aaa	28 a	If Z=0, continue If Z=1, PC+\$+e	-	. - .	X	-	X		- -	 	. 2	7 12	– 126≤ e ≤ 129
	JR NZ,\$+e	00 100 000 aa aaa aaa	20 a	If Z=0, PC←\$+e If Z=1, continue	-	. .	X X	-	X		-	. . .	2	12 7	
	DJNZ \$+e	00 010 000 aa aaa aaa	10 a	B+B−1, If B=0, continue B+B−1, If B<>0, continue	 	. .	X	. .	X	- -		. .	3	8 13	
L	JP (HL)	11 101 001	E9	PC←HL	_	-	χ		Х	<u> </u>	<u> </u>	<u></u>	1	4	Į.

Note: • a = e − 2 in the Opcode provides an effective address of PC + e as PC is incremented by 2 before the addition of e

- \$ indicates the reference to the location counter value of the current segment.
- The notation (HL)_b, (IX + d)_b indicates bit _b (0 to 7) within the contents of the register pair.
- The notation r_b indicates bit $_b$ (0 to 7) within the r register.
- a = e-2 in the op-code provides effective address of PC + e as PC is incremented by 2 prior to the addition of e.

	13	
С	CCE	Condition
٧Z	000	Non-Zero
Z	001	Zero
VC.	010	No-carry
C	011	Carry
0	100	Odd Parity
PΕ	101	Even Parity
Р	110	Sign Positive
М	111	Sign Negative

TMPZ84C00A Instruction Set (9/9)

ITEM/ CLASSI	Assembler	Object	code					F	lag				No. OF	No. Of		
FICA-	mnemonic	Binary	Hex	Function	┕								CY.	STA-		
TION		76 543 210			s	Z		н		P/V	N	С	CLES	TES	ŀ	
۵	JP (IX)	11 011 101	DD	PC+(IX)	-	-	Х	-	X	-	-	-	2	8	1	
Σ		11 101 001	E9			.i	l	į	i	. <u>.</u>	İ	<u>.</u>	ļ			
_	JP (IY)	11 111 101	FD	PC+(IY)	-	-	įχ	<u>:</u> -	X	-	-	-	2	8		
		11 101 001	E9			1	:	:	:	<u>: </u>		<u>: </u>	_	L	ļ	_
	CALL mn	11 001 101	CD	(SP-1)←PCH,(SP-2)←PCL	-	-	X	-	Х	-	-	-	5	17	_ 	kk
z ĸ		un una una	n	PC←mn				1						1		00
⊃ -		mm mmm mmm	m	SP+SP-2		.ļ	<u>.</u>	į	·		i	<u>.</u>			4 1	01
-	CALL c,mn	11 ccc 100	€4+cX8	If condition c is met, same as	-	-	X	-	X	-	-	-	5	17		10
ш		nn nnn nnn	n	CALL mn.	ļ	·	. .	<u></u>	ļ		<u>.</u>				4 1 .	11
œ	ner.	min mmin mmin	m	If condition c is not met, continue		į	. Х.	į	X	<u>:</u> =	<u>:</u>	<u></u> .	3	10		00
۵	RET	11 001 001	C9	PCL+(SP), PCH+(SP+1)	-	-	X	-	Х	-	-	-	3	10		01
z	DET.		ł.,,,,,,,,,,	SP+SP+2	ļ		.į	į			<u>.</u>	 .			4	10
۷	RET c	11 ccc 000	C0+c×8	If condition c is met, same as RET.	} .	į	. X.	ļ	X	ļ 	ļ		3	11	_38H _1	11
				If condition c is not met, continue	ļ .	į .	ξ.X.	į .	Χ.		ļ .		. 1	. 5		_
~	RETI	11 101 101	ED	Return from interrupt Processing	-	-	X	-	Х	-	-	-	4	14	_r irr	_
A		01 001 101	4D	routine	ļ	į		į	į		ļ			ļ	B 00	
Ü	RETN	11 101 101	ED	Return from non-maskable	-	-	X	-	Χ	-	-	-	4	14	C 00	
-	ļ. <u></u>	01 000 101	45	interrupt Processing routine	ļ	į	. <u>.</u>	į	; 	.;	ļ				D 01	
	RST j	11 kkk 111	C7+k×8	(SP-1)←PCH,(SP-2)←PCL	-	-	X	-	X	-	-	~	3	11	E 01	1
	***			PCH+0,PCL+j,SP+SP-2	<u> </u>	:	;	<u>: </u>	-	<u>: </u>	<u>; </u>		L		H 10	
	IN A,(n)	11 011 011	DB	A←(n)	-	-	X	-	X	-	-	-	3	11	L 10	
		nn nnn nnn	n	n→A0~A7,A→A8~A15		į	<u>.</u>	į	į		ļ.,,,,,		ļ		A 11	1_
	IN r,(C)	11 101 101	EO	r←(C) If r=110, only the flags	•		X	•	X	P	D	-	3	12		П
- -		D1 rrr 000	40+rx8	will be affected.	ļ	j	<u>.</u>	į		: 	: ;			ļ		
5	INI	11 101 101	ED	(HL)←(C),B←B−1,HL←HL+1	Х	М	X	X	X	X	1	X	4	16		
D.		10 100 010	A2			į		į	: 	; ; ;						
_	INIR	11 101 101	ED	(HL)+(C),B+B-1,HL+HL+1	Х	1	X	X	X	Х	1	χ	5	21	+[B<>0]
0		10 110 010	B2	Repeat until B=0		;	<u>.</u>	į	; ;	<u>.</u>			. 4	16	+[8=0]	
•	IND	11 101 101	ED	(HL)+(C),B+B-1,HL+HL-1	Х	*м	X	X	X	X	1	χ	4	16	ŀ	
۵		10 101 010	AA		ļ <i></i>	į		į		<u>;</u>					1	
z	INDR	11 101 101	ED	(HL)←(C),8←8−1,HL←HL−1	X	1	X	X	X	X	1	X	5	21	+[B<>0	- 1
4		10 111 010	BA	Repeat until B=0	Į	Ì	į	į	į				4	16	←[B=0]	
-	OUT (n),A	11 010 011	D3	(n)←A	-	-	X	-	X	-	- 1	-	3	11	•	
_		nn nan ana	n	n→A0~A7,A→A8~A15		i	<u>:</u>	i	i	<u>:</u>			ļ <i></i>	ļ		
۵.	OUT (C), r	11 101 101	ED	(C)+r	-	-	: X	-	X	-	-	-	3	12		
Z		01 rrr 001	41+rX8			ļ	<u>.</u>	<u>.</u>		<u>.</u>	i			ļ,	l	
-	OUTI	11 101 101	ED	{C)←(HL),B←B−1,HL←HL+1	Х	*м	X	X	X	X	1	X	4	16		
	- <u></u>	10 100 011	A3		ļ	i	<u>.</u>	<u>:</u>	: :	<u>.</u>	i			ļ		
	OTIR	11 101 101	ED	{C}←(HL),B←B−1,HL←HL+1	X	1	X	X	X	Х	1	Х	5	21	+B[<>0]
		10 110 011	B3	Repeat until B=0		ļ	<u>!</u>	<u>.</u>			ii		4	16	+[B=0]	
	оито	11 101 101	ED	(C)+(HL),B+B-1,HL+HL-1	Х	*м	X	Х	X	X	1	Х	4	16		j
		10 101 011	AB		ļ	ļ	<u>.</u>	<u>.</u>		ļ						
	OTDR	11 101 101	ED	(C)+(HL),8+B-1,HL+HL-1	X	1	X	Х	Х	X	1	Х	5	21	+[B<>0	-
	l	10 111 010	8B	Repeat until B=0		:	:			<u> </u>	: :		4	16	+[B=0]	
						1 (A	0~A7		-c	ccc	C	onditi	on		
				is set, otherwise it is reset.			-	8~A1		NZ	000	_	on-Ze			
		ugh A15 indicate t				•			-	Z	001	Ze	ero e			
			ndition of the n	umber of cycles and states						NC	010	N.	o-Cari	у		
	indicate	d by arrow.								С	011	10	аггу			

l	C→A0~A7	C	CCC	Condition
	B-→A8~A15	NZ	000	Non-Zero
		Z	001	Zero
		NC	010	No-Carry
		С	011	Carry
		PΟ	100	Odd Parity
		PΕ	101	Even Parity
		P	110	Sign Positive
		М	111	Sign negative

060489

3.5 USAGE

Basic TMPZ84C00A configurations using memory and peripheral LSIs are described below.

3.5.1 Memory Address Assignment

When the memory is being accessed, the MPU outputs address and control signals. These signals are used as the memory chip enable signals.

The MPU uses 16-bit address signals to specify the addresses for 64K (0-FFFF). With systems having only one memory, memory addresses can be specified with these signals alone. When there are several memories, however, the memories must be arranged so that access is possible using 64K of space. Normally, several address buses are decoded to create this arrangement, several address buses are developed for use as one memory chip enable signal for all memories.

Example: The addresses for an $8K \times 8$ -bit ROM and $8K \times 8$ -bit RAM are arranged as shown in Figure 3.21. Figure 3.22 shows am example using the \overline{MREQ} signal, \overline{RD} signal and address signal A13 as the chip enable signals.




Figure 3.21 Address Assignment

3.5.2 Connection with TLCS-Z80 family peripheral LSI

TMPZ84C00A can connect with peripheral LSI directly. A simple connecting example of the TMPZ84C00A with peripheral LSI is shown in Figure 3.23.




Figure 3.22 Example Connection with Memories




Figure 3.23 Example Connection with TLCS-Z80 family peripheral LSIs

TOSHIBA

4. ELECTRICAL CHARACTERISTICS

4.1 ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
Vcc	Supply Voltage	-0.5~+7	V
VIN	Input Voltage	- 0.5~VCC + 0.5	V
PD	Power Dissipation (TA = 85°C)	250	mW
T _{SOLDER}	Soldering Temperature (10sec)	260	°C
TSTG	Storage Temperature	-65~150	°C
TOPR	Operating Temprature	- 40~85	°C

060489

4.2 DC ELECTRICLAL CHARACTERISTICS

DC Characteristics (1/2) $T_{OPR} = -40^{\circ}C \sim 85^{\circ}C$, $V_{CC} = 5V \pm 10\%$, VSS = 0V

SYMBOL	ITEM	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
VILC	Low Level Clock input Voltage		- 0.3		0.6	V
VIHC	High Level Clock input Voltage		V _{CC} – 0.6	_	V _{CC} + 0.3	V
VIL	Input Low Voltage (except CLK)		- 0.5	_	0.8	V
VIH	Input High Voltage (except CLK)		2.2	_	Vcc	V
VOL	Output Low Voltage	IOL = 2.0mA	_	_	0.4	V
VOH1	Output High Voltage (I)	IOH = -1.6mA	2.4	_	_	V
VOH2	Output High Voltage (II)	IOH = -250μA	V _{CC} – 0.8	<u> </u>	_	V
ILI	Input Leak Current	$V_{SS} \leq V_{IN} \leq V_{CC}$	_	_	± 10	μА
ILO	3 state Output current in Floating	$V_{SS} + 0.4 \leq V_{OUT}$ $\leq V_{CC}$	_	_	± 10	μА

DC Characteristics (2/2)

SYMBOL	ITEM	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
l _{CC} 1	Supply Current	V _{CC} = 5V AP-6 fCLK = (Note1) /AM VIHC = VIH /AT-	-6 –	15	22	0
	(Operating)	$=$ $V_{CC} - 0.2V$ AP-8 VILC = VIL /AM- = 0.2V /AT-	- 8	20	25	mA
(Note2)	Supply Current (Stand by)	$V_{CC} = 5V$ $CLK = (Note2)$ $VIHC = VIH =$ $V_{CC}-0.2V$ $VILC = VIL = 0.2V$	_	0.5	10	μΑ

Note 1 $f_{CLK} = 1/T_CC$ (MIN.) Note 2 At T4 "LOW" state at

At T4 "LOW" state after the halt instruciton fetch cycle.

060489

4.3 AC ELECTRICAL CHARACTERISTICS (1/3)

 $T_{OPR} = -40^{\circ}C \sim 85^{\circ}C, V_{CC} = 5V \pm 10\%, VSS = 0V$

N0.	SYMBOL ITEM		AP-6/AM-6 /AT-6 (6MHz)		AP-8/AM-8 /AT-8 (8MHz)		UNIT	
			MIN.	MAX.	MIN.	MAX.		
1	T _C C	Clock Cycle Time	165	DC	125	DC	ns	
2	TwCh	Clock Pulse Width (High)	65	DC	55	DC	ns	
3	TwC1	Clock Pulse Width (Low)	65	DC	55	DC	ns	
4	TfC	Clock Fall Time	_	20	-	10	ns	
5	TrC	Clock Rise Time	_	20		10	ns	
6	TdCr (A)	Clock ↑ to Address Valid Delay	_	90	_	80	ns	
7	TdA (MREQf)	Address Valid to MREQ Delay	35	_	20	_	ns	
8	TdCf (MREQf)	Clock↓to MREQ↓ Delay	_	70	-	60	ns	
9	TdCr (MREQr)	Clock ↑ to MREQ ↑ Delay		70	1	60	ns	
10	TwMREQh	MREQ pulse Width (High)	65	_	45	_	ns	
11	TwMREQ1	MREQ pulse Width (Low)	135		100		ns	
12	TdCf (MREQr)	Clock ↓ to MREQ ↑ Delay	_	70	_	60	ns	
13	TdCf (RDf)	Clock \downarrow to $\overline{RD} \downarrow$ Delay	-	80	_	70	ns	
14	TdCr (RDr)	Clock ↑ to RD ↑ Delay		70	_	60	ns	
15	TsD (Cr)	Data Setup Time to Clock ↑	30	-	30	_	ns	
16	ThD (RDr)	Data Hold Time to RD↑	0	_	0	_	ns	
17	TsWAIT (Cf)	WAIT Setup Time to Clock↓	60	1	50		ns	

AC Electrical Characteristics (2/3)

NO.	SYMBOL	ITEM	/A	AM-6 T-6 IHz)	/A	AM-8 T-8 IHz)	UNIT
			MIN	MAX.	MIN	MAX.	
18	ThWAIT (Cf)	WAIT Hold Time after Clock ↓	10		10	_	ns
19	TdCr (M1f)	Clock ↑ to M1 ↓ Delay	_	80	-	70	ns
20	TdCr (M1r)	Clock ↑ to M1 ↑ Delay	_	80	-	70	ns
21	TdCr (RFSHf)	Clock ↑ to RFSH ↓ Delay		110	_	95	ns
22	TdCr (RFSHr)	Clock ↑ to RFSH ↑ Delay	_	100	-	85	ns
23	TdCf (RDr)	Clock ↓ to RD↑ Delay	_	70	_	60	ns
24	TdCr (RDf)	Clock ↑ to RD ↓ Delay	_	70	_	60	ns
25	TsD (Cf)	Data Setup to Clock ↓ during M2, M3, M4 or M5 Cycles	40	_	30	-	ns
26	TdA (IORQf)	Address Stable prior to IORQ ↓	110	_	75	_	ns
27	TdCr (IORQf)	Clock ↑ to IORQ ↓ Delay	_	65	_	55	ns
28	TdCf (IORQr)	Clock ↓ to IORQ ↑ Delay	_	70	_	60	ns
29	TdD (WRf)	Data Stable Prior to WR↓	25	_	5	_	ns
30	TdCf (WRf)	Clock ↓ to WR ↓ Delay		70	_	60	ns
31	TwWR	WR Pulse Width	135	_	100	_	ns
32	TdCf (WRr)	Clock ↓ to WR ↑ Delay	_	70		60	ns
33	TdD (WRf)	Data Stable Prior to WR↓	-55	-	-55	-	ns
34	TdCr (WRf)	Clock ↑ to WR ↓ Delay	_	60	_	55	ns
35	TdWRr (D)	Data Stable from WR↑	30		15	_	ns
36	TdCf (HALT)	Clock ↓ to HALT ↑ or ↓	_	260	_	225	ns
37	TwNMI	NMI Pulse Width	70	_	60	_	ns
38	TsBUSREQ (Cr)	BUSREQ Setup Time to Clock ↑	50	-	40	_	ns
39 *	ThBUSREQ(Cr)	BUSREQ Hold Time after Clock ↑	10	_	10	-	ns
40	TdCr(BUSACKf)	Clock ↑ to BUSACK ↓ Delay	_	90	_	80	ns
41	TdCf(BUSACKr)	Clockt ↓ to BUSACK ↑ Delay	_	90	-	80	ns
42	TdCr(Dz)	Clock ↑ to Data Float Delay		80	_	70	ns
43	TdCr(CTz)	Clock ↑ to Control Out-puts Float Delay(MREQ, IORQ, RD, and WR)	_	70	_	60	ns
44	TdCr(Az)	Clock ↑ to Address Float Delay	_	80		70	ns

AC Electrical Characteristics (3/3)

NO.	SYMBOL	ITEM	/A [*]	AM-6 T-6 IHz)	/A	'AM-8 T-8 IHz)	UNIT	
			MIN.		MIN.	MAX.		
45	TdCr(A)	MREQ, IORQ, RD, and WR to Address Hold Time	35	_	20	_	ns	
46	TsRESET(Cr)	RESET to Clock ↑ setup Time	60	_	45	-	ns	
47 *	ThRESET(Cr)	RESET to Clock ↑ Hold Time	10	_	10	_	ns	
48	TsINTf(Cr)	INT to Clock ↑ Setup Time	70	_	55	_	ns	
49 *	TsINTr(Cr)	INT to Clock ↑ Hold Time	10	_	10	_	ns	
50 *	TdM1f(IORQf)	M1 ↓ to lORQ ↓ Delay	365	_	270	_	ns	
51	TdCf(IORQf)	Clock ↓ to IORQ ↓ Delay		70	_	60	ns	
52	TdCr(IORQr)	Clock ↑ to IORQ ↑ Delay	_	70	_	60	ns	
53	TdCf(D)	Clock ↓ to Data Valid Delay	_	130	_	115	ns	

060489

Note 1 AC Test Condition

 $VIH\,{=}\,2.4V,\,VIL\,{=}\,0.4V,\,VIHC\,{=}\,V_{CC}\,{-}\,0.6V,\,VILC\,{=}\,0.6V$

VOH = 2.2V, VOL = 0.8V, CL = 100PF

Note 2 Items with an asterisk (*) are non-compatible with NMOS Z80.

4.4 CAPACITANCE

TA = 25°C

SYMBOL	ITEM	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
CCLOCK	Clock input Capacitance	f = 1MHz All pins except	_	_	8	pF
CIN	Input Capacitance	measured are	-	_	6	pF
COUT	Output Capacitance	connected to GND.		_	10	pF

4.5 TIMING DIAGRAM

Figure 4.1 to 4.8 show the basic timings of respective operations. Numbers shown in the Figures correspond with those in the AC Electrical Characteristics Table in 4.3.




Figure 4.1 Operation Code Fetch Cycle






Figure 4.2 Memory Read/Write Cycle



Note: 1 wait state (TW*) is inserted automatically by MPU.

060489


Figure 4.3 Input/Output Cycle



Note 1 TL is the final state of the preceding instruction.


Note 2 2 wait state (TW*) is inserted automatically by MPU.

Figure 4.4 Interrupt Request/Acknowledge Cycle



Note: $\overline{\text{NMI}}$ is asynchoronous input but in order to assure the positive response in the following cycle, $\overline{\text{NMI}}$ trailing edge signal must be generated keeping abreast of the leading edge of the preceding TL state.


Figure 4.5 Non-maskable Interrupt Request Cycle



Note 1: TL is the final state of any machine cycle

Note 2: TX is optional clock used by requested peripheral LSI.

Figure 4.6 Bus Request/Acknowledge Cycle



Note: \overline{INT} signal is also used for releasing from the halt state

Figure 4.7 Halt Acknowledge Cycle





Figure 4.8 Reset Cycle

5. PACKAGE DIMENSION

5.1 DIP PACKAGE

D1P40-P-600

Unit: mm




- Note 1: This dimension is measured at the center of bending points of leads.
- Note 2: Each lead pitch is 2.54mm, and all the leads are located within ± 0.25 mm from their theoretical positions with respect to No.1 and No.40 leads.

5.2 SOP PACKAGE

SSOP40-P-450

Unit: mm





270289

Note: Package Width and length do not include Mold Protrusions.
Allowable Mold Protrusion is 0.15mm.

5.3 PLCC PACKAGE

QFJ44-P-S650





CAUTIONS

Please observe the following cautions when using the TMPZ8400A.

- (1) The RESET signal input used for resetting must be held at "0" for at least 3 clocks.
- (2) When the MPU is not the bus master (BUSREQ=0), the memory is not refreshed because the RFSH signal is "1" and address signals are at high impedance. With systems using dynamic RAM, an external circuit is required for memory refresh if this condition persists for any length of time.

Also, interrupts cannot be received when the MPU is not the bus master.

- (3) When exiting a power down operation with the MPU in hold status, supply the prescribed stabilized clock.
- (4) Maskable interrupt mode 2 is only for use with Z80 family peripheral LSIs.
- (5) Only the program counter, interrupt enable flip-flop, internal NMI flip-flop, I register and R register of the MPU are initialized. All other registers must be initialized by program when necessary. Also, set the interrupt mode to mode 0.
- (6) The interrupt enable flip-flop is set to "1" by the instruction following the EI instruction to enable receipt of maskable interrupts.
- (7) Only the program counter register is saved during interrupt processing. Save and restore interrupt processing routines as necessary.
- (8) When using maskable interrupt mode 2, a data table for the vector addresses must be created in the memory.
- (9) When periphral LSIs and memory are connected with the MPU on a PCB, use wiring as large as possible and the shortest routing for connecting Vss (GND) and Vcc.
 - Caution is necessary because of the large spike currents which can occur when signals change $(0\rightarrow 1, 1\rightarrow 0)$ with high-speed versions.
- (10) As countermeasures for the above, connect a capacitor with good pulse response between Vcc and Vss (GND) of the MPU and other devices to absorb the pulse current.