

SN54ABT16823, SN74ABT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS217C – JUNE 1992 – REVISED JANUARY 1997

- Members of the Texas Instruments **Widebus™** Family
- State-of-the-Art **EPIC-II B™** BiCMOS Design Significantly Reduces Power Dissipation
- High-Impedance State During Power Up and Power Down
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (–32-mA I_{OH} , 64-mA I_{OL})
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

These 18-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The 'ABT16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable ($\overline{\text{CLKEN}}$) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking $\overline{\text{CLKEN}}$ high disables the clock buffer, latching the outputs. Taking the clear ($\overline{\text{CLR}}$) input low causes the Q outputs to go low independently of the clock.

A buffered output-enable ($\overline{\text{OE}}$) input can be used to place the nine outputs in either a normal logic state (high or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

$\overline{\text{OE}}$ does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

SN54ABT16823 . . . WD PACKAGE
SN74ABT16823 . . . DGG OR DL PACKAGE
(TOP VIEW)

| | | | |
|-------------------------|----|----|----------|
| $\overline{\text{CLR}}$ | 1 | 56 | 1CLK |
| $\overline{\text{OE}}$ | 2 | 55 | 1CLKEN |
| 1Q1 | 3 | 54 | 1D1 |
| GND | 4 | 53 | GND |
| 1Q2 | 5 | 52 | 1D2 |
| 1Q3 | 6 | 51 | 1D3 |
| V_{CC} | 7 | 50 | V_{CC} |
| 1Q4 | 8 | 49 | 1D4 |
| 1Q5 | 9 | 48 | 1D5 |
| 1Q6 | 10 | 47 | 1D6 |
| GND | 11 | 46 | GND |
| 1Q7 | 12 | 45 | 1D7 |
| 1Q8 | 13 | 44 | 1D8 |
| 1Q9 | 14 | 43 | 1D9 |
| 2Q1 | 15 | 42 | 2D1 |
| 2Q2 | 16 | 41 | 2D2 |
| 2Q3 | 17 | 40 | 2D3 |
| GND | 18 | 39 | GND |
| 2Q4 | 19 | 38 | 2D4 |
| 2Q5 | 20 | 37 | 2D5 |
| 2Q6 | 21 | 36 | 2D6 |
| V_{CC} | 22 | 35 | V_{CC} |
| 2Q7 | 23 | 34 | 2D7 |
| 2Q8 | 24 | 33 | 2D8 |
| GND | 25 | 32 | GND |
| 2Q9 | 26 | 31 | 2D9 |
| $\overline{\text{OE}}$ | 27 | 30 | 2CLKEN |
| 2CLR | 28 | 29 | 2CLK |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54ABT16823, SN74ABT16823

18-BIT BUS-INTERFACE FLIP-FLOPS

WITH 3-STATE OUTPUTS

SCBS217C – JUNE 1992 – REVISED JANUARY 1997

description (continued)

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

The SN54ABT16823 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ABT16823 is characterized for operation from -40°C to 85°C .


FUNCTION TABLE
(each 9-bit flip-flop)

| INPUTS | | | | | OUTPUT Q |
|-----------------|------------------|--------------------|------------|---|-------------|
| \overline{OE} | \overline{CLR} | \overline{CLKEN} | CLK | D | |
| L | L | X | X | X | L |
| L | H | L | \uparrow | H | H |
| L | H | L | \uparrow | L | L |
| L | H | L | L | X | Q_0 |
| L | H | H | X | X | Q_0 |
| H | X | X | X | X | Z |

SN54ABT16823, SN74ABT16823
18-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCBS217C – JUNE 1992 – REVISED JANUARY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


SN54ABT16823, SN74ABT16823

18-BIT BUS-INTERFACE FLIP-FLOPS

WITH 3-STATE OUTPUTS

SCBS217C – JUNE 1992 – REVISED JANUARY 1997

logic diagram (positive logic)



SN54ABT16823, SN74ABT16823

18-BIT BUS-INTERFACE FLIP-FLOPS

WITH 3-STATE OUTPUTS

SCBS217C – JUNE 1992 – REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| | |
|---|-----------------|
| Supply voltage range, V_{CC} | –0.5 V to 7 V |
| Input voltage range, V_I (see Note 1) | –0.5 V to 7 V |
| Voltage range applied to any output in the high or power-off state, V_O | –0.5 V to 5.5 V |
| Current into any output in the low state, I_O : SN54ABT16823 | 96 mA |
| SN74ABT16823 | 128 mA |
| Input clamp current, I_{IK} ($V_I < 0$) | –18 mA |
| Output clamp current, I_{OK} ($V_O < 0$) | –50 mA |
| Package thermal impedance, θ_{JA} (see Note 2): DGG package | 81°C/W |
| DL package | 74°C/W |
| Storage temperature range, T_{stg} | –65°C to 150°C |

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

| | | SN54ABT16823 | | SN74ABT16823 | | UNIT |
|--------------------------|------------------------------------|-----------------|----------|--------------|----------|------|
| | | MIN | MAX | MIN | MAX | |
| V_{CC} | Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | V |
| V_{IH} | High-level input voltage | 2 | | 2 | | V |
| V_{IL} | Low-level input voltage | | 0.8 | | 0.8 | V |
| V_I | Input voltage | 0 | V_{CC} | 0 | V_{CC} | V |
| I_{OH} | High-level output current | | –24 | | –32 | mA |
| I_{OL} | Low-level output current | | 48 | | 64 | mA |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | Outputs enabled | | | 10 | ns/V |
| $\Delta t/\Delta V_{CC}$ | Power-up ramp rate | 200 | | 200 | | μs/V |
| T_A | Operating free-air temperature | –55 | 125 | –40 | 85 | °C |

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SN54ABT16823, SN74ABT16823
18-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCBS217C – JUNE 1992 – REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | T _A = 25°C | | | SN54ABT16823 | | SN74ABT16823 | | UNIT |
|--------------------|--|---|------|-------|--------------|------|--------------|------|------|
| | | MIN | TYP† | MAX | MIN | MAX | MIN | MAX | |
| V _{IK} | V _{CC} = 4.5 V, I _I = –18 mA | | | –1.2 | | –1.2 | | –1.2 | V |
| V _{OH} | V _{CC} = 4.5 V, I _{OH} = –3 mA | 2.5 | | | 2.5 | | 2.5 | | V |
| | V _{CC} = 5 V, I _{OH} = –3 mA | 3 | | | 3 | | 3 | | |
| | V _{CC} = 4.5 V | I _{OH} = –24 mA | 2 | | 2 | | | | |
| | | I _{OH} = –32 mA | 2* | | | | 2 | | |
| V _{OL} | V _{CC} = 4.5 V | I _{OL} = 48 mA | | 0.55 | 0.55 | | | | V |
| | | I _{OL} = 64 mA | | 0.55* | | | 0.55 | | |
| V _{hys} | | | 100 | | | | | | mV |
| I _I | V _{CC} = 0 to 5.5 V, V _I = V _{CC} or GND | | | ±1 | | ±1 | | ±1 | μA |
| I _{OZPU} | V _{CC} = 0 to 2.1 V, V _O = 0.5 V to 2.7 V, $\overline{OE} = X$ | | | ±50 | | ±50 | | ±50 | μA |
| I _{OZPD} | V _{CC} = 2.1 V to 0, V _O = 0.5 V to 2.7 V, $\overline{OE} = X$ | | | ±50 | | ±50 | | ±50 | μA |
| I _{OZH} | V _{CC} = 2.1 V to 5.5 V, V _O = 2.7 V, $\overline{OE} \geq 2$ V | | | 10** | | 50 | | 10 | μA |
| I _{OZL} | V _{CC} = 2.1 V to 5.5 V, V _O = 0.5 V, $\overline{OE} \geq 2$ V | | | –10** | | –50 | | –10 | μA |
| I _{off} | V _{CC} = 0, V _I or V _O ≤ 4.5 V | | | ±100 | | | | ±100 | μA |
| I _{CEX} | Outputs high | V _{CC} = 5.5 V, V _O = 5.5 V | | 50 | | 50 | | 50 | μA |
| I _{O‡} | V _{CC} = 5.5 V, V _O = 2.5 V | –50 | –100 | –200 | –50 | –200 | –50 | –200 | mA |
| I _{CC} | Outputs high | | | 0.5 | | 0.5 | | 0.5 | mA |
| | Outputs low | V _{CC} = 5.5 V, I _O = 0, V _I = V _{CC} or GND | | 80 | | 80 | | 80 | |
| | Outputs disabled | | | 0.5 | | 0.5 | | 0.5 | |
| ΔI _{CC} § | V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND | | | 1.5 | | 1.5 | | 1.5 | mA |
| C _i | V _I = 2.5 V or 0.5 V | | 3.5 | | | | | | pF |
| C _o | V _O = 2.5 V or 0.5 V | | 7.5 | | | | | | pF |

* On products compliant to MIL-PRF-38535, this parameter does not apply.

** These limits apply only to the SN74ABT16823.

† All typical values are at V_{CC} = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54ABT16823, SN74ABT16823
18-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCBS217C – JUNE 1992 – REVISED JANUARY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| | | | $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ | | SN54ABT16823 | | SN74ABT16823 | | UNIT |
|--------------------|----------------------------------|----------------------------------|---|-----|--------------|-----|--------------|-----|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| f_{clock} | Clock frequency | | 0 | 150 | 0 | 150 | 0 | 150 | MHz |
| t_w | Pulse duration | $\overline{\text{CLR}}$ low | 3.3 | | 3.3 | | 3.3 | | ns |
| | | CLK high or low | 3.3 | | 3.3 | | 3.3 | | |
| t_{su} | Setup time before CLK \uparrow | $\overline{\text{CLR}}$ inactive | 1.6 | | 2 | | 1.6 | | ns |
| | | Data | 1.7 | | 1.7 | | 1.7 | | |
| | | CLKEN low | 2.8 | | 2.8 | | 2.8 | | |
| t_h | Hold time after CLK \uparrow | Data | 1.2 | | 1.2 | | 1.2 | | ns |
| | | CLKEN low | 0.6 | | 0.6 | | 0.6 | | |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50\text{ pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54ABT16823 | | | | | UNIT |
|------------------|-------------------------|----------------|---|-----|-----|-----|-----|------|
| | | | V _{CC} = 5 V, T _A = 25°C | | | MIN | MAX | |
| | | | MIN | TYP | MAX | | | |
| f _{max} | | | 150 | | | 150 | | MHz |
| t _{PLH} | CLK | Q | 1.6 | 3.9 | 5.5 | 1.6 | 7.7 | ns |
| t _{PHL} | | | 2.1 | 3.9 | 5.4 | 2.1 | 6.4 | |
| t _{PHL} | $\overline{\text{CLR}}$ | Q | 1.9 | 4.1 | 5.3 | 1.9 | 6.3 | ns |
| t _{PZH} | $\overline{\text{OE}}$ | Q | 1 | 3.1 | 4.2 | 1 | 5.1 | ns |
| t _{PZL} | | | 1.5 | 3.5 | 4.6 | 1.5 | 5.7 | |
| t _{PHZ} | $\overline{\text{OE}}$ | Q | 2.2 | 4.3 | 6 | 2.2 | 6.8 | ns |
| t _{PLZ} | | | 1.6 | 4.3 | 6.4 | 1.6 | 9.9 | |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50\text{ pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN74ABT16823 | | | | | UNIT |
|------------------|-------------------------|----------------|---|-----|-----|-----|-----|------|
| | | | V _{CC} = 5 V, T _A = 25°C | | | MIN | MAX | |
| | | | MIN | TYP | MAX | | | |
| f _{max} | | | 150 | | | 150 | | MHz |
| t _{PLH} | CLK | Q | 1.6 | 3.9 | 5.5 | 1.6 | 6.8 | ns |
| t _{PHL} | | | 2.1 | 3.9 | 5.4 | 2.1 | 6 | |
| t _{PHL} | $\overline{\text{CLR}}$ | Q | 1.9 | 4.1 | 5.3 | 1.9 | 6.1 | ns |
| t _{PZH} | $\overline{\text{OE}}$ | Q | 1 | 3.1 | 4.2 | 1 | 4.9 | ns |
| t _{PZL} | | | 1.5 | 3.5 | 4.6 | 1.5 | 5.5 | |
| t _{PHZ} | $\overline{\text{OE}}$ | Q | 2.2 | 4.3 | 5.6 | 2.2 | 6.1 | ns |
| t _{PLZ} | | | 1.6 | 4.3 | 6.4 | 1.6 | 8.7 | |


SN54ABT16823, SN74ABT16823

18-BIT BUS-INTERFACE FLIP-FLOPS

WITH 3-STATE OUTPUTS


SCBS217C – JUNE 1992 – REVISED JANUARY 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


| TEST | S1 |
|-------------------|------|
| t_{PLH}/t_{PHL} | Open |
| t_{PLZ}/t_{PZL} | 7 V |
| t_{PHZ}/t_{PZH} | Open |




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|--------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|------------------|------------------------------|
| 5962-9584201QXA | ACTIVE | CFP | WD | 56 | 1 | TBD | Call TI | N / A for Pkg Type |
| 74ABT16823DGGRE4 | ACTIVE | TSSOP | DGG | 56 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT16823DGGR | ACTIVE | TSSOP | DGG | 56 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT16823DGV | ACTIVE | TVSOP | DGV | 56 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT16823DGVRE4 | ACTIVE | TVSOP | DGV | 56 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT16823DL | ACTIVE | SSOP | DL | 56 | 20 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT16823DLG4 | ACTIVE | SSOP | DL | 56 | 20 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT16823DLR | ACTIVE | SSOP | DL | 56 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT16823DLRG4 | ACTIVE | SSOP | DL | 56 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SNJ54ABT16823WD | ACTIVE | CFP | WD | 56 | 1 | TBD | Call TI | N / A for Pkg Type |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

CERAMIC DUAL FLATPACK


48 LEADS SHOWN



DGV (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

24 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
 D. Falls within JEDEC: 24/48 Pins – MO-153
 14/16/20/56 Pins – MO-194

DL (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|--|---------------------|--|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated