

Features

Fast Read Access Time - 70ns
Low Power CMOS Operation

- 100µA max. Standby
- 30mA max. Active at 5 MHz

JEDEC Standard Package

- 32 lead LCC, Windowed

5V ±10% Supply
High Reliability CMOS Technology


- 2000V ESD Protection
- 200mA Latchup Immunity

Rapid™ Programming Algorithm - 100µs/byte (typical)
CMOS and TTL Compatible Inputs and Outputs
Integrated Product Identification Code
Military and Industrial Temperature Ranges

4 Megabit (512Kx8) UV Erasable CMOS EEPROM

The EDI68512C chip is a low-power, high performance, 4,194,304-bit ultraviolet erasable programmable read only memory (EPROM) organized as 512Kx8 bits. The EDI68512C requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 70ns, eliminating the need for speed reducing WAIT states on high-performance microprocessor systems. Atmel's scaled CMOS technology provides low active power consumption and fast programming. Power consumption is typically 8mA in active mode and less than 10µA in standby mode.

Pin Configurations



Pin Names

A0-A18	Addresses
O0-O7	Outputs
CE	Chip Enable
OE	Output Enable

Electronic Designs Incorporated


• One Research Drive • Westborough, MA 01581 USA • 508-366-5151 • FAX 508-836-4850 •
<http://www.electronic-designs.com>

7
EDI68512C Rev. 0 7/98 ECO#10466

Switching Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1µF high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7µF bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

Block Diagram



Operating Modes

Mode/Pin	\overline{CE}	\overline{OE}	Ai	V _{PP}	Outputs
Read	V _{IL}	V _{IL}	Ai	X ⁽¹⁾	D _{OUT}
Output Disable	X	V _{IH}	X	X	High Z
Standby	V _{IH}	X	X	X	High Z
Rapid Program ⁽²⁾	V _{IL}	V _{IH}	Ai	V _{PP}	D _{IN}
PGM Verify	X	V _{IL}	Ai	V _{PP}	D _{OUT}
PGM Inhibit	V _{IH}	V _{IH}	X	V _{PP}	High Z
Product Identification ⁽⁴⁾	V _{IL}	V _{IL}	A9 = V _{IH} ⁽³⁾ A0 = V _{IH} or V _{IL} A1-A18 = V _{IL}	X	Identification Code

Notes: 1. X can be V_L or V_{IL}.

2. Refer to Programming Characteristics.

3. V_{IL} = 12.0 ± 0.5V.

4. Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_{IL} and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IL}) to select the Device Code byte.

Absolute Maximum Ratings*

Temperature Under Bias	-55 °C to +125 °C
Storage Temperature	-65 °C to +150 °C
Voltage on Any Pin with Respect to Ground	-2.0V to +7.0V ⁽¹⁾
Voltage on A9 with Respect to Ground	-2.0V to +14.0V ⁽¹⁾
V _{PP} Supply Voltage with Respect to Ground	-2.0V to +14.0V ⁽¹⁾

*Note: 1. Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

EDI68512C
4 Megabit (512Kx8)
UV Erasable CMOS EPROM

DC and AC Operating Conditions for Read Operation

	-70	-90	-12	-15
Operating Temperature (Case)	Military - - Industrial -40 °C to +85 °C	-55 °C to +125 °C -40 °C to +85 °C	-55 °C to +125 °C -40 °C to +85 °C	-55 °C to +125 °C -40 °C to +85 °C
V _{CC} Power Supply	5V±10%	5V±10%	5V±10%	5V±10%

DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
I _{LI}	Input Load Current	V _{IN} = 0V to V _{CC}		±1	μA
I _{LO}	Output Leakage Current	V _{OUT} = 0V to V _{CC}		±5	μA
I _{PP1} ⁽²⁾	V _{PP} ⁽¹⁾ Read/Standby Current	V _{PP} = V _{CC}		10	μA
I _{SB}	V _{CC} ⁽¹⁾ Standby Current	I _{SB1} (CMOS), CE = V _{CC} ±0.3V I _{SB2} (TTL), CE = 2.0 to V _{CC} ±0.5V		100 1	μA mA
I _{CC}	V _{CC} Active Current	f = 5MHz, I _{OUT} = 0mA, CE = V _{IN}		30	mA
V _{IL}	Input Low Voltage		-0.6	0.8	V
V _{IH}	Input High Voltage		2.0	V _{CC} +0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400μA	2.4		V


Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
2. V_{PP} may be connected directly to V_{CC}, except during programming. The supply current would then be the sum of I_{CC} and I_{PP}.

AC Characteristics for Read Operation

Symbol	Parameter	Condition	-70		-90		-12		-15		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{ACC} ⁽³⁾	Address to Output Delay	CE = OE = V _{IL}	70		90		120		150		ns
t _{CE} ⁽²⁾	CE to Output Delay	OE = V _{IL}	70		90		120		150		ns
t _{OE} ⁽²⁾⁽³⁾	OE to Output Delay	CE = V _{IL}	30		35		35		40		ns
t _{bf} ⁽⁴⁾⁽⁵⁾	OE or CE High to Output Float, whichever occurred first		20		20		30		30		ns
t _{OH}	Output Hold from Address, CE or OE, whichever occurred first		0		0		0		0		ns

Note: 2, 3, 4, 5: see AC Waveforms for Read Operation.


AC Waveforms for Read Operation⁽¹⁾




- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
 2. \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE} .
 3. \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the address is valid without impact on t_{ACC} .
 4. This parameter is only sampled and is not 100% tested.
 5. Output float is defined as the point when data is no longer driven.

Input Test Waveforms and Measurement Levels

AC Driving Levels



Output Test Load



Pin Capacitance


(f=1 MHz, T=25 °C)⁽¹⁾

	Typ	Max	Unit	Conditions
C_{IN}	4	8	pF	$V_{IN}=0V$
C_{OUT}	8	12	pF	$V_{OUT}=0V$

Notes: 1. Typical values for nominal supply voltage. This parameter is only sampled and not 100% tested.

EDI68512C
4 Megabit (512Kx8)
UV Erasable CMOS EPROM

Programming Waveforms⁽¹⁾



- Notes: 1. The Input Timing Reference is 0.8V for V_{IL} , 2.0V for V_{IH} .
 2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.
 3. When programming the EDI68512C a 0.1 μ F capacitor is required across V_{pp} ground to suppress spurious voltage transients.

DC Programming Characteristics

$T_A = 25 \pm 5^\circ \text{C}$, $V_{CC} = 6.5 \pm 0.25 \text{V}$, $V_{pp} = 13.0 \pm 0.25 \text{V}$

Symbol	Parameter	Test Conditions	Limits		Units
			Min	Max	
I_{LI}	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		± 10	μA
V_{IL}	Input Low Level		-0.6	0.8	V
V_{IH}	Input High Level		2.0	$V_{CC} + 0.7$	V
V_{OL}	Output Low Voltage	$I_{OL} = 2.1 \text{mA}$	-	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -400 \mu\text{A}$	2.4		V
V_{CC2}	V_{CC} Supply Current (Program and Verify)			40	mA
I_{PP2}	V_{pp} Supply Current	$\overline{CE} = V_{IL}$		20	mA
V_{ID}	A9 Product Identification Voltage		11.5	12.5	V

AC Programming Characteristics

$T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 6.5 \pm 0.25\text{V}$, $V_{PP} = 13.0 \pm 0.25\text{V}$

Symbol	Parameter	Test Conditions ⁽¹⁾	Limits		
			Min	Max	Units
t_{AS}	Address Setup Time	Input Rise and Fall Times (10% to 90%) 20ns	2		μs
t_{OES}	OE Setup Time		2		μs
t_{DS}	Data Setup Time		2		μs
t_{AH}	Address Hold Time	Input Pulse Levels 0.45 to 2.4V	0		μs
t_{DH}	Data Hold Time		2		μs
t_{DFP}	OE High to Output Float Delay ⁽²⁾	Input Timing Reference Level 0.8V to 2.0V	0	130	μs
t_{VPS}	V_{PP} Setup Time		2		μs
t_{VCS}	V_{CC} Setup Time		2		μs
t_{PW}	\overline{CE} Program Pulse Width ⁽³⁾	Output Timing Reference Level 0.8V to 2.0V	95	105	μs
t_{OE}	Data Valid from \overline{OE} ⁽²⁾			150	μs
t_{PRT}	V_{PP} Pulse Rise Time During Programming		50		μs

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .

2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven - see timing diagram.


3. Program Pulse width tolerance is 100 μsec $\pm 5\%$.

Product Identification Code

Codes	Pins									Hex Data
	A0	07	06	05	04	03	02	01	00	
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	0	1	1	1E

Rapid Programming Algorithm

A 100 μs \overline{CE} pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and V_{PP} is raised to 13.0V. Each address is first programmed with one 100 μs \overline{CE} pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive μs pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0V and V_{CC} to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



EDI68512C

4 Megabit (512Kx8)

UV Erasable CMOS EPROM

EDI68512C
4 Megabit (512Kx8)
UV Erasable CMOS EPROM

Ordering Information

Industrial Temperature -40°C +85°C

Part No.	Speed (ns)	Package No.
EDI68512C70LI	70	426
EDI68512C90LI	90	426
EDI68512C120LI	120	426
EDI68512C150LI	150	426


Military Temperature -55°C +125°C

Part No.	Speed (ns)	Package No.
EDI68512C90LM	90	426
EDI68512C120LM	120	426
EDI68512C150LM	150	426

Package Description

Package No. 426

**32 Pad Windowed
Leadless Chip Carrier**



Electronic Designs Incorporated

• One Research Drive • Westborough, MA 01581 USA • 508-366-5151 • FAX 508-836-4850 •

<http://www.electronic-designs.com>

Electronic Designs Inc. reserves the right to change specifications without notice. CAGE No. 66301

7

EDI68512C Rev. 0 7/98 ECO#10466