RENESAS

M62352P/FP/GP

8-bit 12ch D/A Converter with Buffer Amplifiers

Description

The M62352 is an integrated circuit semiconductor of CMOS structure with 12 channels of built-in D/A converters with output buffer operational amplifiers.

The 3-wire serial interface method is used for the transfer format of digital data to allow connection with microcomputer with minimum wiring.

It is able to cascading serial use with DO terminal.

The output buffer operational amplifier operates in the whole voltage range from power supply to ground for both input/output.

Features

- 12-bit serial data input (3-wire serial data transfer method)
- Highly stable output buffer operational amplifier allow operation in the all voltage range from power supply to ground.

Application

Adjustment/control of industrial or home-use electronic equipment, such as VTR camera, VTR set, TV, and CRT display.

Block Diagram

RENESAS

Pin Arrangement

M62352P/FP/GP

V_{SS} (VrefL)	1		20	GND
A_{O3}	2		19	A_{O2}
A_{O4}	3		18	A_{O1}
A_{O5}	4		17	DI
A_{O6}	5		16	CLK
A_{O7}	6		15	LD
A_{O8}	7		14	DO
A_{O9}	8		13	A_{O12}
A_{O10}	9		12	A_{O11}
V_{DD} (VrefU)	10		11	V_{CC}

(Top view)

Outline: PRDP0020BA-A (20P4B)
PRSP0020DA-A (20P2N-A)
20P2E-A

Pin Description

Pin No.	Pin Name	Function
17	DI	Serial data input terminal
14	DO	Serial data output terminal
16	CLK	Serial clock input terminal
15	LD	LD terminal input high level then latch circuit data load
18	A_{O1}	8-bit D/A converter output terminal
19	A_{O2}	
2	A_{O3}	
3	A_{O4}	
4	A_{O5}	
5	A_{O6}	
6	A_{O7}	
7	A_{O8}	
8	A_{O9}	
9	A_{O10}	
12	A_{O11}	
13	A_{O12}	
11	V_{CC}	Power supply terminal
20	GND	Digital and analog common GND
10	V_{DD}	D/A converter upper reference voltage input terminal
1	V_{SS}	D/A converter lower reference voltage input terminal

RENESAS

Block Diagram for Explanation of Terminals

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Supply voltage	V_{CC}	−0.3 to +7.0	V
D/A converter upper reference voltage	V_{DD}	−0.3 to +7.0	V
Input voltage	V_{IN}	−0.3 to V_{CC} + 0.3	V
Output voltage	V_O	−0.3 to V_{CC} + 0.3	V
Power dissipation	Pd	350 (P) / 300 (FP) / 150 (GP)	mW
Operating temperature	Topr	−20 to +85	°C
Storage temperature	Tstg	−40 to +125	°C

Electrical Characteristics

Digital Part

(V$_{CC}$, VrefU = +5 V ± 10%, V$_{CC}$ ≥ VrefU, GND, VrefL = 0 V, Ta = −20°C to +85°C, unless otherwise noted)

Item	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply voltage	V$_{CC}$	4.5	5.0	5.5	V	
Circuit current	I$_{CC}$	—	1.6	3.2	mA	CLK = 1 MHz operation I$_{OA}$ = 0 μA
Input leak current	I$_{ILK}$	−10	—	10	μA	V$_{IN}$ = 0 to V$_{CC}$
Input low voltage	V$_{IL}$	—	—	0.2 V$_{CC}$	V	
Input high voltage	V$_{IH}$	0.8 V$_{CC}$	—	—	V	
Output low voltage	V$_{OL}$	—	—	0.4	V	I$_{OL}$ = 2.5 mA
Output high voltage	V$_{OH}$	V$_{CC}$ − 0.4	—	—	V	I$_{OH}$ = −400 μA

Analog Part

(V$_{CC}$, VrefU = +5 V ± 10%, V$_{CC}$ ≥ VrefU, Ta = −20°C to +85°C, unless otherwise noted)

Item	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Current dissipation	I$_{DD}$	—	1.5	3.5	mA	VrefU = 5 V, VrefL = 0 V, I$_{AO}$ = 0 μA Data condition; at maximum current
D/A converter upper reference voltage range	V$_{DD}$	3.5	—	V$_{CC}$	V	The output dose not necessarily be the value within the reference voltage setting range. The output value is determined by the buffer amplifier output voltage range (V$_{AO}$)
D/A converter lower reference voltage range	V$_{SS}$	GND	—	V$_{CC}$ − 3.5	V	
Buffer amplifier output voltage range	V$_{AO}$	0.1	—	V$_{CC}$ − 0.1	V	I$_{OA}$ = ±100 μA
		0.2	—	V$_{CC}$ − 0.2		I$_{OA}$ = ±500 μA
Buffer amplifier output drive range	I$_{AO}$	−1	—	1	mA	Upper side saturation voltage = 0.3 V Lower side saturation voltage = 0.2 V
Differential nonlinearity error	S$_{DL}$	−1.0	—	1.0	LSB	VrefU = 4.79 V VrefL = 0.95 V
Nonlinearity error	S$_L$	−1.5	—	1.5	LSB	V$_{CC}$ = 5.5 V (15 mV/LSB)
Zero code error	S$_{ZERO}$	−2	—	2	LSB	Without load (I$_{OA}$ = ±0 μA)
Full scale error	S$_{FULL}$	−2	—	2	LSB	
Output capacitive load	C$_O$	—	—	0.1	μF	
Buffer amplifier output impedance	R$_O$	—	5	—	Ω	

RENESAS

AC Characteristics

(V$_{CC}$, VrefU = +5 V ± 10%, V$_{CC}$ ≥ VrefU, GND, VrefL = 0 V, Ta = –20 to +85°C, unless otherwise noted)

Item	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Clock "L" pulse width	t$_{CKL}$	200	—	—	ns	
Clock "H" pulse width	t$_{CKH}$	200	—	—	ns	
Clock rise time	t$_{CR}$	—	—	200	ns	
Clock fall time	t$_{CF}$	—	—	200	ns	
Data setup time	t$_{DCH}$	30	—	—	ns	
Data hold time	t$_{CHD}$	60	—	—	ns	
LD setup time	t$_{CHL}$	200	—	—	ns	
LD hold time	t$_{LDC}$	100	—	—	ns	
LD "H" pulse width	t$_{LDH}$	100	—	—	ns	
Data output delay time	t$_{DO}$	70	—	350	ns	C$_L$ ≤ 100 pF
D/A output setting time	t$_{LDD}$	—	—	300	μs	C$_L$ ≤ 100 pF V$_{AO}$: 0.5 ↔ 4.5 V The time until the output becomes the final value of 1/2 LSB

Timing Chart

Digital Data Format

Last LSB											First MSB
D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11

DAC data ← | → DAC select data

DAC Data

D0	D1	D2	D3	D4	D5	D6	D7	D/A Output
0	0	0	0	0	0	0	0	(VrefU – VrefL) / 256 × 1 + VrefL
1	0	0	0	0	0	0	0	(VrefU – VrefL) / 256 × 2 + VrefL
0	1	0	0	0	0	0	0	(VrefU – VrefL) / 256 × 3 + VrefL
1	1	0	0	0	0	0	0	(VrefU – VrefL) / 256 × 4 + VrefL
:	:	:	:	:	:	:	:	:
0	1	1	1	1	1	1	1	(VrefU – VrefL) / 256 × 255 + VrefL
1	1	1	1	1	1	1	1	VrefU

Note: VrefU = V_{DD}, VrefL = V_{SS}

DAC Select Data

D8	D9	D10	D11	DAC Selection
0	0	0	0	Don't care
0	0	0	1	A_{O1} select
0	0	1	0	A_{O2} select
0	0	1	1	A_{O3} select
0	1	0	0	A_{O4} select
0	1	0	1	A_{O5} select
0	1	1	0	A_{O6} select
0	1	1	1	A_{O7} select
1	0	0	0	A_{O8} select
1	0	0	1	A_{O9} select
1	0	1	0	A_{O10} select
1	0	1	1	A_{O11} select
1	1	0	0	A_{O12} select
1	1	0	1	Don't care
1	1	1	0	Don't care
1	1	1	1	Don't care

Timing Chart (Model)

Typical Characteristics

Upper Side Saturation Voltage vs. Output Source Current

Lower Side Saturation Voltage vs. Output Sink Current

Package Dimensions

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-SDIP20-6.3x19-1.78	PRDP0020BA-A	20P4B	1.0g

NOTE)
1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
e_1	7.32	7.62	7.92
D	18.8	19.0	19.2
E	6.15	6.3	6.45
A	—	—	4.5
A_1	0.51	—	—
A_2	—	3.3	—
b_p	0.38	0.48	0.58
b_3	0.9	1.0	1.3
c	0.22	0.27	0.34
θ	0°	—	15°
e	1.528	1.778	2.028
L	3.0	—	—

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-SOP20-5.3x12.6-1.27	PRSP0020DA-A	20P2N-A	0.3g

NOTE)
1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	12.5	12.6	12.7
E	5.2	5.3	5.4
A_2	—	1.8	—
A_1	0	0.1	0.2
A	—	—	2.1
b_p	0.35	0.4	0.5
c	0.18	0.2	0.25
θ	0°	—	8°
H_E	7.5	7.8	8.1
e	1.12	1.27	1.42
y	—	—	0.1
L	0.4	0.6	0.8

20P2E-A

Plastic 20pin 225mil SSOP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
SSOP20-P-225-0.65	—	0.08	Alloy 42

Recommended Mount Pad

Detail G

Detail F

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	1.45
A1	0	0.1	0.2
A2	—	1.15	—
b	0.17	0.22	0.32
c	0.13	0.15	0.2
D	6.4	6.5	6.6
E	4.3	4.4	4.5
e	—	0.65	—
HE	6.2	6.4	6.6
L	0.3	0.5	0.7
L1	—	1.0	—
z	—	0.325	—
Z1	—	—	0.475
x	—	—	0.13
y	—	—	0.1
θ	0°	—	10°
b2	—	0.35	—
e1	—	5.8	—
l2	1.0	—	—

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

RENESAS SALES OFFICES

http://www.renesas.com