LD39300

Ultra low drop BICMOS voltage regulator

Datasheet - production data



Features

- 3 A guaranteed output current
- Ultra low dropout voltage (200 mV typ. @ 3 A load, 40 mV typ. @ 600 mA load)
- Very low quiescent current (1.2 mA typ. @ 3 A load, 1 µA max @ 25 °C in off mode)
- Logic-controlled electronic shutdown
- Current and thermal internal limit
- ± 1.5 % output voltage tolerance @ 25 °C
- Fixed and ADJ output voltages: 1.22 V, ADJ
- Temperature range: -40 to 125 °C
- Fast dynamic response to line and load changes
- Stable with ceramic capacitor
- Available in PPAK and DPAK

Applications

- Microprocessor power supply
- DSPs power supply
- Post regulators for switching power supplies
- High efficiency linear regulator

Description

The LD39300 is a fast ultra low drop linear regulator which operates from 2.5 V to 6 V input supply.

A wide range of output options are available. The low drop voltage, low noise, and low quiescent current make it suitable for low voltage microprocessor and memory applications. The device is developed on a BiCMOS process which allows low quiescent current operation independently of output load current.

Table 1: Device summary

Part number		Output voltage
DPAK	PPAK	
LD39300DT12-R		1.22 V
	LD39300PT-R	ADJ from 1.22 to 5.0 V

This is information on a product in full production.

www.st.com

Contents

1 Diagram

Figure 1: Block diagram



(*) Not present on ADJ versions.

2 Pin configuration

Figure 2: Pin connections (top view for DPAK and PPAK)



Table 2: Pin description

Pin N°		Symbol	Note
PPAK	DPAK		
5		V_{SENSE}/N.C.	For fixed versions: Not connected on PPAK
		ADJ	For adjustable version: error amplifier Input pin for V_O from 1.22 to 5.0 V
2	1	V_I	LDO input voltage; V_I from 2.5 V to 6 V, C_I = 1 µF must be located at a distance of not more than 0.5'' from input pin.
4	3	V_O	LDO output voltage pins, with minimum C_O = 4.7 µF needed for stability (also refer to C_O vs ESR stability chart)
1		V_{INH}	Inhibit input voltage: ON MODE when $V_{INH} \geq 2$ V, OFF MODE when $V_{INH} \leq 0.3$ V (do not leave floating, not internally pulled down/up)
3	2	GND	Common ground
TAB		GND	Tab is connected to GND

3 Typical application circuits

C_I and C_O capacitors must be placed as close as possible to the IC pins.

Figure 3: LD39300 fixed version with inhibit



Inhibit pin is not internally pulled down/up then it must not be left floating. It disables the device when connected to GND or to a positive voltage less than 0.3 V.

Figure 4: LD39300 adjustable version



Set R2 as close as possible to 4.7 KΩ.

Figure 5: LD39300 DPAK



Figure 6: Timing diagram



4 Maximum ratings

Table 3: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_I	DC input voltage	-0.3 to 6.5	V
V_{INH}	INHIBIT input voltage	-0.3 to V_I + 0.3 (6.5 V max)	V
V_O	DC output voltage	-0.3 to V_I + 0.3 (6.5 V max)	V
V_{ADJ}	ADJ pin voltage	-0.3 to V_I + 0.3 (6.5 V max)	V
I_O	Output current	Internally limited	mA
P_D	Power dissipation	Internally limited	mW
T_{STG}	Storage temperature range	-50 to 150	°C
T_{OP}	Operating junction temperature range	-40 to 125	°C

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.

Table 4: Thermal data

Symbol	Parameter	PPAK	DPAK	Unit
R_{thJA}	Thermal resistance junction-ambient	100	100	°C/W
R_{thJC}	Thermal resistance junction-case	8	8	°C/W

5 Electrical characteristics

T_J = 25 °C, V_I = V_O+1 V, C_I = 1 µF, C_O = 4.7 µF, I_{LOAD} = 10 mA, V_{INH} = 2 V, unless otherwise specified.

Table 5: Electrical characteristics

Symbol	Parameter	Parameter	Min.	Typ.	Max.	Unit
V_I	Operating input voltage		2.5		6	V
V_O	Output voltage tolerance	V_I = V_O + 1 V, I_{LOAD} = 10 mA to 3 A	-1.5		1.5	% of $V_{O(NOM)}$
		V_I = V_O + 1 V to 6 V, I_{LOAD} = 10 mA to 3 A T_J = -40 to 125 °C	-3		3	
V_{REF}	Reference voltage			1.22		V
ΔV_O	Output voltage LINE regulation	V_I = V_O + 1 V to 6 V		0.04		%
		V_I = V_O + 1 V to 6 V, T_J = -40 to 125 °C		0.1	0.2	%
$\Delta V_O/\Delta I_{LOAD}$	Output voltage LOAD regulation	I_{LOAD} = 10 mA to 3 A		0.06		%/A
		I_{LOAD} = 10 mA to 3 A T_J = -40 to 125 °C		0.2	0.4	
V_{DROP}	Dropout voltage (V_I - V_O)	I_{LOAD} = 600 mA, T_J= -40 to 125 °C		40	80	mV
		I_{LOAD} = 3 A, T_J = -40 to 125 °C		200	400	
I_Q	Quiescent current: ON MODE	I_{LOAD} = 10 mA to 3 A, V_{INH} = 2 V T_J = -40 to 125 °C		1.2	2.5	mA
	Quiescent current: OFF MODE	V_{INH} = 0.3 V			1	µA
		V_{INH} = 0.3 V, T_J = -40 to 125 °C			5	
Short-circuit protection						
I_{SC}	Short circuit protection	R_L = 0		6		A
Inhibit input						
V_{INH}	Inhibit threshold LOW	V_I = 2.5 to 6 V OFF T_J = -40 to 125 °C			0.3	V
	Inhibit threshold HIGH		2			
$T_{D\text{-}OFF}$	Current limit	I_{LOAD} = 3 A, V_O = 3.3 V		20		µs
$T_{D\text{-}ON}$	Current limit	I_{LOAD} = 3 A, V_O = 3.3 V		20		
I_{INH}	Inhibit input current (1)	V_I = 6 V, V_{INH} = 0 to 6 V		±0.1	±1	µA

Symbol	Parameter	Parameter		Min.	Typ.	Max.	Unit
AC parameters							
SVR	Supply voltage rejection	V_I = 4.5 ± 1 V, V_O = 3.3 V, I_{LOAD} = 10 mA	f = 120 Hz		65		dB
			f = 1 kHz		55		
e_N	Output noise voltage	B_W = 10 Hz to 100 kHz, C_O = 4.7 µF, V_O = 2.5 V			100		μV_{RMS}
T_{SHDN}	Thermal shutdown OFF				170		°C
	Hysteresis				10		

Notes:

(1)Guaranteed by design

6 Typical performance characteristics

(T_J = 25 °C, $V_I = V_O$+1 V, C_I = 1 µF, C_O = 4.7 µF, I_{LOAD} = 10 mA, $V_{INH} = V_I$, unless otherwise specified)

Figure 7: Output voltage vs temperature



GAMG211120161006MT

Figure 8: Dropout voltage vs temperature



GAMG211120161007MT

Figure 9: Dropout voltage vs output current



GAMG211120161008MT

Figure 10: Quiescent current vs temperature (I_{out} = 10 mA)



GAMG211120161009MT

Figure 11: Quiescent current vs temperature (I_{out} = 3 A)



GAMG211120161010MT

Figure 12: Short-circuit current vs temperature



GAMG211120161011MT

Figure 13: Output voltage vs input voltage



GAMG211120161012MT

Figure 14: Stability region vs C_O and ESR



GAMG211120161013MT

Figure 15: Stability region vs C_O and ESR (low ESR zoom area)



GAMG211120161014MT

Figure 16: Load transient (fall time)



V_I = 5V, V_O = 3.3V, I_O = 10mA to 3A, C_I = 1µF, C_O = 4.7µF

GAMG211120161015MT

Figure 17: Load transient (rise time)



V_I = 5V, V_O = 3.3V, I_O = 10mA to 3A, C_I = 1µF, C_O = 4.7µF

GAMG211120161018MT

Figure 18: Line transient



V_I = 3.5V to 5.5V, V_O = 3.3V, I_{LOAD} = 10mA, C_O = 4.7µF

GAMG211120161019MT

7 Application notes

7.1 External capacitors

The LD39300 requires external capacitors for regulator stability. These capacitors must be selected to meet the requirements of minimum capacitance and equivalent series resistance (see *Figure 14: "Stability region vs C_O and ESR"* and *Figure 15: "Stability region vs C_O and ESR (low ESR zoom area)"*). The input/output capacitors must be located less than 1cm from the relative pins and connected directly to the input/output ground pins using traces which have no other currents flowing through them. Any good quality of ceramic or electrolytic capacitors can be used.

7.2 Input capacitor

An input capacitor whose minimum value is 1 µF is required with the LD39300 (amount of capacitance can be increased without limit). This capacitor must be located a distance of not more than 1 cm from the input pin of the device and returned to a clean analog ground. Any good quality ceramic, tantalum or film capacitors can be used for this capacitor.

7.3 Output capacitor

It is possible to use Ceramic or Tantalum capacitors but the output capacitor must meet the requirement for minimum amount of capacitance and E.S.R. (equivalent series resistance) value. A minimum capacitance of 4.7 µF is a good choice to guarantee the stability of the regulator. Anyway, other C_O values can be used according to the (*Figure 14: "Stability region vs C_O and ESR"* and *Figure 15: "Stability region vs C_O and ESR (low ESR zoom area)"*) showing the allowable ESR range as a function of the output capacitance. This curve represents the stability region over the full temperature and I_O range.

7.4 Thermal note

The output capacitor must maintain its ESR in the stable region over the full operating temperature range to assure stability. Also, capacitors tolerance and variation with temperature must be kept in consideration in order to assure the minimum amount of capacitance at all times.

7.5 Inhibit input operation

The inhibit pin can be used to turn OFF the regulator when pulled down, so drastically reducing the current consumption down to less than 1 µA. When the inhibit feature is not used, this pin must be tied to V_I to keep the regulator output ON at all times. To assure proper operation, the signal source used to drive the inhibit pin must be able to swing above and below the specified thresholds listed in the electrical characteristics section (V_{IH} V_{IL}). The inhibit pin must not be left floating because it is not internally pulled down/up.

8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: ***www.st.com***. ECOPACK® is an ST trademark.

8.1 DPAK package information

Figure 19: DPAK package outline



Table 6: DPAK mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
c	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1		5.10	
E	6.40		6.60
E1		4.70	
e		2.28	
e1	4.40		4.60
H	9.35		10.10
L	1.00		1.50
(L1)		2.80	
L2		0.80	
L4	0.60		1.00
R		0.20	
V2	0°		8°

Figure 20: DPAK recommended footprint (dimensions are in mm)



8.2 PPAK package information

Figure 21: PPAK package outline



Table 7: PPAK mechanical data

Dim.	mm		
	Min.	**Typ.**	**Max.**
A	2.2		2.4
A1	0.9		1.1
A2	0.03		0.23
B	0.4		0.6
B2	5.2		5.4
C	0.45		0.6
C2	0.48		0.6
D	6		6.2
D1		5.1	
E	6.4		6.6
E1		4.7	
e		1.27	
G	4.9		5.25
G1	2.38		2.7
H	9.35		10.1
L2		0.8	1
L4	0.6		1
L5	1		
L6		2.8	
R		0.20	
V2	0°		8°

8.3 PPAK and DPAK packing information

Figure 22: PPAK and DPAK tape



Figure 23: PPAK and DPAK reel



Table 8: PPAK and DPAK tape and reel mechanical data

Tape			Reel		
Dim.	mm		Dim.	mm	
	Min.	Max.		Min.	Max.
A0	6.8	7	A		330
B0	10.4	10.6	B	1.5	
B1		12.1	C	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	T		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base qty.		2500
P1	7.9	8.1	Bulk qty.		2500
P2	1.9	2.1			
R	40				
T	0.25	0.35			
W	15.7	16.3			

9 Revision history

Table 9: Document revision history

Date	Revision	Changes
26-Jan-2007	1	Initial release.
04-Jun-2014	2	Updated *Table 1: Device summary*, *Table 2: Pin description* and *Section 8: Package mechanical data*. Added *Section 9: Packaging mechanical data*. Minor text changes.
22-Mar-2017	3	Updated features in cover page. Updated *Table 1: "Device summary"* and *Section 8: "Package information"*. Minor text changes.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved