# M-976-2C2 MFC Transceiver



Designed for R2 MF signaling transmit and receive levels used in China

**Direct A-Law PCM digital input** 

2.048 Mb/s clocking

Programmable forward/backward mode

Programmable compelled/direct control

Operates with standard codecs for analog interfacing

Microprocessor read/write interface

Binary or 2-of-6 data formats

**Dual-channel** 

5 volt power

Applications include: test equipment, trunk adapters, paging terminals, traffic recorder, and PBX's

The M-976-2C2 MFC Transceiver contains all the logic necessary to transmit and receive MF signaling used in China, both (forward) and (backward) multifrequency signals on one integrated circuit (IC). The M-976 provides two transceiver channels.

Operating with a 20.48 MHz crystal, the M-976 is capable of providing a direct digital interface to an A-law-encoded PCM digital

input. Each channel can be connected to an analog source using a coder-decoder (codec) as shown in Figure 1.

The M-976 can be configured by the customer to operate with the transmitter and receiver either coupled together or independent, allowing it to handle a compelled cycle automatically or via command from the host processor. The M-976 is configured and controlled through an integral coprocessor port.

The M-976-2C2X is available in two packaging options. The M-976-2C2P is a plastic 40-pin DIP and the M-976-2C2PL is a 44-pin plastic leaded chip carrier.

# **Functional Description**

The M-976 can be set up for various operating modes by writing two configuration bytes to the coprocessor port. The format of the two configuration bytes is shown in Table 1 and the configuration options are described in the following paragraphs.

## **Configuration Options**

External/Internal Codec Clock (ECLK): If external codec clocking is selected, an external clocking source provides an 8kHz transmit framing clock and an 8kHz receive framing clock. It also provides a serial bit clock with a frequency that is a multiple of 8 kHz between 2.496 MHz and 216 kHz for exchange of data via the serial ports. When internal codec clocking is selected, the




Figure 1 Block Diagram

M-976 provides an 8kHz framing clock and a 2.048 MHz serial bit clock.

Binary/2 of 6 Input/Output (IOM): When the 2-of-6 input/output is selected, the M-976 encodes the received R2 MF tone pair into a 6-bit format, where each bit represents one of the six possible frequencies. A logic high level indicates the presence of a frequency. The digital input to the M-976 that selects the transmitted R2 MF tone pair must also be coded in the 2-of-6 format. See Table 3.

When binary input/output is selected, the M-976 encodes the received MF tone pair into a 4 bit binary format. The digital input to the M-976 that selects the transmitted R2 MF tone pair must also be coded in a 4 bit binary format. See Table 2.

Enable/Disable Channel (ENC): When a channel is disabled, the receiver does not process its codec input for R2 MF tones, and the transmitter does not respond to transmit commands. If a transmit command is given while the channel is enabled, the "tone off" command must be given before the channel is disabled. Disabling the channel does not automatically shut off the transmitter. When a channel is enabled, the receiver and transmitter for that channel function normally.

End-of-Digit Indication (EOD): The end-of-digit indication option configures the M-976 to inform the host processor when the far end terminates transmission of the R2 MF tone it is sending. If this option is disabled, the host processor will not be notified when tone transmission terminates.

Automatic Compelled/Manual Sequence Signaling (CMP): When manual mode is selected, R2 MF tone transmission is turned on and off only via command from the host processor.

If the automatic mode is selected, the transmitter and receiver perform the compelled signaling handshake automatically. The specifics of operation are different for the forward and backward configurations.

In forward mode, the transceiver can exist in two states, STATE 1 and STATE 2:

- STATE 1: No backward signal detected.
   Transmitter under control of the host.
- STATE 2: Backward signal detected. Transmitter off unconditionally.

A Transmit Tone Command written while the transceiver is in STATE 1 will be acted upon immediately. The transmitter is unconditionally disabled upon entry into STATE 2. If a transmit command is written to the transceiver while in STATE 2, that command will become pending. Upon entry into STATE 1, a pending transmit command is acted upon.

In backward mode, the transceiver can exist in two states, STATE 1 and STATE 2:

- STATE 1: No forward signal detected.
   Transmitter off unconditionally.
- STATE 2: Forward signal detected.
   Transmitter transmits backward signal.

A transmit tone command written while the transceiver is in STATE 2 will be acted upon immediately. The transmitter is unconditionally disabled upon entry into STATE 1. If a transmit command is written to the transceiver while in STATE 1, that command will become pending. Upon entry into STATE 2, a pending transmit command is acted upon.

EXAMPLE: Assume that the transceivers at both ends of a link are configured in automatic compelled mode. Both transceivers

**Table 1 Configuration Bytes** 

D:4 7	D:4 C	D:4 5	1	tion Byte 1	D:4 0	D:4.4	D:/ 0	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0	0	ECLK	IOM	ENC1	EOD1	CMP1	FB1	
ECLK Channels 1 & 2			= External codec of	clock: 0 = Internal	codec clock			
IOM	Channel		= Binary input/outr	,				
ENC1	Channel		= Enable channel;		•			
EOD1	Channel	1 1	1 = Indicate end of digit; 0 = No end of digit indication					
CMP1	Channel		= Automatic comp	•	•			
FB1	Channel	1	1 = Forward mode (Tx backward frequencies and Rx forward frequencies) 0 = Backward mode (Tx backward frequencies and Rx forward frequencies					
0 = Backward mode (Tx backward frequencies and Rx forward frequencies								
			Configura	tion Byte 2				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0	1	1	0	ENC2	EOD2	CMP2	FB2	
ENC2	Channel	2 1	= Enable channel;	0 = Disable chann	nel			
EOD2	Channel		,					
CMP2	Channel	_	1 = Indicate end of digit; 0 = No end of digit indication 1 = Automatic compelled mode; 0 = Manual mode					
FB2	Channel		T = Automatic competition mode, 0 = Manual mode     T = Forward mode (Tx forward frequencies and Rx backward frequencies)     D = Backward mode (Tx backward frequencies and Rx forward frequencies)					
		0	= Backward mode	(Tx backward free	quencies and Rx fo	orward frequencie	s)	

are in STATE 1. A compelled signaling sequence begins with the R2F host writing a transmit command byte to its transceiver via the coprocessor bus. The transceiver immediately begins transmitting the signal.

The R2B transceiver detects the signal, enters STATE 2, and outputs the received tone code to its host via the coprocessor port. If the R2B host had determined the next tone to transmit and written a transmit command to the transceiver prior to entry into STATE 2, the state transition will cause this tone to be transmitted. Otherwise, the R2B transmitter waits for a transmit tone command from the host, and starts transmitting a tone once the transmit tone command is received.

The R2F transceiver detects the backward signal, enters STATE 2, and outputs the received tone code to its host. Entry into STATE 2 unconditionally disables the transmitter.

The R2B transceiver detects the absence of signal, enters STATE 1, and informs the host with the end-of-tone code if configured to do so. Entry into STATE 1 unconditionally disables the transmitter.

The R2F transceiver detects the absence of signal, enters STATE 1, and informs the host with the end-of-tone code if configured to do so. If the R2F host had determined the next signal to transmit and written a transmit command to the transceiver prior to entry into STATE 1, the state transition ÿ20will cause this signal to be transmitted. Otherwise, the transmitter remains silent until the next transmit command by its host.




Figure 2 Automatic Compelled Mode Operation

Forward/Backward Frequencies (FB): When forward mode is selected, the R2F (forward) frequencies are transmitted and R2B (backward) frequencies are received. When backward mode is selected, R2B frequencies are transmitted and R2F frequencies are received. The R2F frequencies are 1380, 1500,

**Table 2 Binary Coding Format** 

Byte		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Transmit tone command		1	CHN	0	0	Α	В	С	D
Receive tone return		0	CHN	0	0	Α	В	С	D
CHN: 1 = channel 2; R2 MF Frequencies:	0 = channel 1								
<b>ABCD</b> 0 0 0 0	Forward (Hz) Tone off		Backward (Ha	z)	<b>ABCD</b> 1 0 0 0		Forward (Hz) 1500 & 1860	Backward 1020 &	<b>d (Hz)</b> 660
0 0 0 1	1380 & 1500		1140 & 1020		1001		1620 & 1860	900 & (	660
0010	1380 & 1620		1140 & 900		1010		1740 & 1860	780 & 0	660
0011	1500 & 1620		1020 & 900		1011		1380 & 1980	1140 &	540
0100	1380 & 1740		1140 & 780		1100		1500 & 1980	1020 &	540
0101	1500 & 1740		1020 & 780		1101		1620 & 1980	900 & 9	540
0110	1620 & 1740		900 & 780		1110		1740 & 1980	780 & 9	540
0111	1380 & 1860		1140 & 660		1111		1860 & 1980	660 & 9	540

Table 3 2 of 6 Coding Format

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Transmit tone command	1	CHN	F6	F5	F4	F3	F2	F1
Receive tone return	0	CHN	F6	F5	F4	F3	F2	F1
CHN: 1 = channel 2; 0 = channel R2 MF Frequencies:	1 1							
Bit name         Forward (           F6         1980           F5         1860           F4         1740	, (	<b>Backward (F</b> 540 660 780	łz)	<b>Bit name</b> F3 F2 F1	1	Forward (Hz) 620 500 380	<b>Backw</b> 900 1020 1140	ard (Hz)

1620, 1740, 1860, and 1980 Hertz. The R2B frequencies are 540, 660, 780, 900, 1020, and 1140 Hz.

*Initial Configuration:* The configuration of the M-976 immediately after a reset will be as follows:

- End-of-digit indication ON
- Forward mode ON
- Channel disabled
- 2-of-6 input/output

External serial and serial frame clocks.

Also, the M-976 will place 00 hex on the coprocessor port to indicate to the host processor that it is working.

#### **Transmit Tone Command**

The transmit tone command allows the host processor to transmit any two of the 6 possible frequencies in the transmission mode the channel has been configured for (forward or backward). The format of the command depends on whether the M-976 is configured for binary format or 2-of-6 format. See Tables 2 and 3.

#### **Received Tone Detection**

When a tone is detected by the M-976, the TBLF output goes low, indicating reception of the tone to the host processor. The host processor can determine which tone was detected and which channel the tone was detected on by reading data from the M-976 coprocessor port. The M-976 will return a single byte indicating the tone received and the channel that the tone was received on. The format of the returned byte depends on whether the M-976 is configured for binary or 2-of-6 coding. See Tables 2 and 3.

# **Coprocessor Port**

Commands are written to the M-976 via the coprocessor port, and data indicating the received R2 MF tone is read from the coprocessor port.

Writing to the Coprocessor Port: The following sequence describes writing a command to the M-976.

- (1) The WR signal is driven low by the host processor.
- (2) The RBLE (receive buffer latch empty) signal transitions to a logic high level.

- (3) Data is written from LD7-LD0 to the receive buffer latch (D7-D0) when the  $\overline{WR}$  signal goes high.
- (4) The RBLE signal transitions to a logic low level after the M-976 reads the data. This signals the host processor that the receive buffer is empty.

Note: The  $\overline{\mathsf{RBLE}}$  should be low before writing to the coprocessor.

Reading the Coprocessor Port. The following sequence describes reading received tone information from the coprocessor port.

- (1) The TBLF (transmit buffer latch full) port pin on the M-976 goes low indicating the reception of a tone.
- (2) The host processor detects the low logic level on the TBLF pin either by polling a connected port pin or by an interrupt.
- (3) The host processor drives the  $\overline{RD}$  signal low.
- (4) The  $\overline{\text{TBLF}}$  (transmit buffer latch full) signal transitions to a logic high level.
- (5) Data is driven onto D7-D0 by the M-976 until the  $\overline{RD}$  signal is driven high by the host processor.

## **Clock Characteristics and Timing**

Internal Clock Option: The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN. The crystal must be 20.48 MHz, fundamental mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pf.

External Clock Option: An external frequency source can be used by injecting the frequency directly in X2/CLKIN, with X1 left unconnected. The external frequency injected must conform to the specifications listed in Table 8.

## Flammability/Reliability Specifications

Reliability: 480 FITS (failures/billion hours)
Flammability: Passes UL 94 V-0 tests

## **Ordering Information**

M-976-2C2P 40-pin plastic DIP M-976-2C2PL 44-pin PLCC

**Table 4 Signal Descriptions** 

Signal	DIP Pinout	PLCC Pinout	I/O/Z	Description
Note: Ple	ase see the f	ollowing definition	ns: DIP = D	Dual In-line Package PLCC = Plastic Leaded Chip Carrier
D8-D15	11-18	13-17, 19-21	I/O/Z	Unused. Leave open.
D0-D7	19-26	22-28, 30	I/O/Z	8-bit coprocessor latch.
TBLF	40	44	0	Transmit buffer latch full flag.
RBLE	1	2	0	Receive buffer latch empty flag
HI/LO	2	3	I	Latch byte select pin. Tie low.
BIO	9	10	I	Unused. Leave open.
RD	32	36	I/O	Used by the external processor to read from the coprocessor latch by driving the RD line active (low), thus enabling the output latch to drive the latched data. When the data has been read, the external device must bring the RD line high.
EXINT	5	6	I	Unused. Leave open.
MC	3	4	- 1	Microcomputer mode select pin. Tie low.
MC/PM	27	31	I	Coprocessor mode select pin. Tie low.
RS	4	5	I	Reset input for initializing the <u>device</u> . <u>Whe</u> n an active low is placed on $\overline{RS}$ pin for a minimum of five clock cycles, $\overline{RD}$ and $\overline{WR}$ are forced high, and the data bus (D7 through D0) goes to a high impedance state. The serial port clock and transmit outputs also go to the high impedance state.
WR	31	35	I/O	Used by the external processor to <u>write</u> data to the coprocessor port. To write data the external <u>processor</u> drives the WR line low, places data on the data bus, and then drives the WR line high to clock the data into the on-chip latch.
XF	28	32	0	Watchdog signal. Toggles at least once every 15 milliseconds when the processor is functioning properly. If the pin is not toggled at least once every 15 ms, the processor is lost and should be reset.
CLKOUT	6	7	0	System clock output (one-fourth crystal/CLKIN frequency, nominally 5.12 MHz).
Vcc	30	34	I	5V supply pin.
V <sub>SS</sub>	10	1, 12, 18, 29	I	Ground pin.
X1	7	8	0	Crystal output pin for internal oscillator. If an internal oscillator is not used, this pin should be left unconnected.
X2/CLKIN	8	9	I	Input pin to the internal oscillator (X2) from the crystal. Alternatively, an input pin for the external oscillator (CLKIN).
DR0 & DR1	29 & 33	33, 37	I	Serial-port receive-channel inputs. 2.048 MHz serial data is received in the receive registers via these pins. DR0 = channel 1; DR1 = channel 2
DX0 & DX1	35 & 36	39, 40	0	Serial-port transmit-channel outputs. 2.048 MHz serial data is transmitted from the transmit registers on these pins. These outputs are in the high-impedance state when not transmitting.
FR	37	41	0	8 kHz internal serial-port framing output. If internal clocking is selected, serial-port transmit and receive operations occur simultaneously on an active (high) FR framing pulse.
FSR	39	43	I	8 kHz external serial-port receive-framing input. If external clocking is selected, data is received via the receive pins (DR1 and DR0) on the active (low) FSR input. The falling edge of FSR initiates the receive process, and the rising edge causes the M-986 to process the data.
FSX	38	42	I	8 kHz external serial-port transmit-framing input. If external clocking is enabled, data is transmitted on the transmit pins (DX1, DX0) on the active (low) input. The falling edge of FSX initiates the transmit process, and the rising edge causes the M-986 to internally load data for the next cycle.
SCLK	34	38	I/O/Z	2.048 MHz serial-port clock. Master clock for transmitting and receiving serial-port data. Configured as an input in external clocking mode or output in internal clocking mode. Reset (RS) forces SCLK to the high-impedance state.

Table 5 Absolute Maximum Ratings Over Temperature Range

Supply voltage range, V <sub>CC</sub>	-0.3 V to 7 V
Input voltage range	-0.3 V to 15 V
Output voltage range	-0.3 V to 15 V
Ambient air temperature range	0°C to 70°C
Storage temperature range	-45°C to 150°C

# **Table 6 Serial Port Timing**

	Parameter	Min	Nom	Max	Unit
t <sub>d</sub> (CH-FR)	Internal framing delay from SCLK rising edge			70	ns
t <sub>d</sub> (DX1-CL)	DX bit 1 valid before SCLK falling edge	20			ns
t <sub>d</sub> (DX2-CL)	DX bit 2 valid before SCLK falling edge	20			ns
t <sub>h</sub> (DX)	DX hold time after SCLK falling edge	244			ns
t <sub>su</sub> (DR)	DR setup time before SCLK falling edge	20			ns
t <sub>h</sub> (DR)	DR hold time after SCLK falling edge	20			ns
t <sub>c</sub> (SCLK)	Serial port clock cycle time	399	488.28	4770	ns
t <sub>f</sub> (SCLK)	Serial port clock fall time			30	ns
t <sub>r</sub> (SCLK)	Serial port clock rise time			30	ns
tw (SCLKL)	Serial port clock low-pulse duration*	220	244.14	2500	ns
tw (SCLKH)	Serial port clock high-pulse duration*	220	244.14	2500	ns
t <sub>su</sub> (FS)	FSX/FSR setup time before SCLK falling edge	100			ns
	of the serial port clock must be within 45% to 55%.				

**Table 7 Electrical Characteristics/Temperature Range** 

	Para	ameter	Test Co	nditions	Min	Тур	Max	Unit
I <sub>CC</sub>	Supply current		$f = 20.5 \text{ MHz}, V_{CC} = 5.5V,$ $T_A = 0^{\circ} \text{ to } 70^{\circ}\text{C}$			50	75	mA
V <sub>OH</sub>	High-level output voltage		$I_{OH} = MAX$		2.4	3		V
					V <sub>CC</sub> -0.4			V
V <sub>OL</sub>	Low-level output volta	age	$I_{OL} = MAX$			0.3	0.6	V
loz	Off-state output curre	nt	$V_{CC} = MAX$ $V_{O} = 2.4 V$				20	μΑ
				$V_0 = 0.4 \text{ V}$			-20	μΑ
II	Input current		$V_I = V_{SS}$ to $V_{CC}$	Except C LKIN			±20	μΑ
				CLKIN			±50	μΑ
Cı	Input capacitance	Data bus	f = 1 MHz, all oth	er pins 0 V		25		pF
		All others				15		pF
Co	Output capacitance	Data bus				25		pF
		All others				10		pF

# **Table 8 External Frequency Specifications**

Parameter	Min	Nom	Max	Unit
t <sub>C(MC)</sub> Master clock cycle time	48.818	48.828	48.838	ns
t <sub>r(MC)</sub> Rise time master clock input		5	10	ns
t <sub>f(MC)</sub> Pulse duration master clock	20			ns

**Table 9 Recommended Operating Conditions** 

	Parame	ter	Min	Nom	Max	Unit
Vcc	Supply voltage		4.75	5	5.25	V
Vss	Supply voltage			0		V
$V_{IH}$	High-level input voltage	All inputs except CLKIN	2			V
		CLKIN	3			V
$V_{IL}$	Low-level input voltage	All inputs except MC/MP			0.8	V
		MC/MP			0.6	V
I <sub>OH</sub>	High-level output current (all outputs)				-300	μΑ
I <sub>OL</sub>	Low-level output current (all outputs)				2	mA
T <sub>A</sub>	Operating free-air temperature		0		70	°C

**Table 10 Coprocessor Interface Timing** 

	Parameter	Min	Nom	Max	Unit
t <sub>d(R-A)</sub>	RD low to TBLF high			75	ns
t <sub>d(W-A)</sub>	WR low to RBLE high			75	ns
t <sub>a(RD)</sub>	RD low to data valid			80	ns
t <sub>h(RD)</sub>	Data hold time after RD high	25			ns
t <sub>su(WR)</sub>	Data setup time prior to WR high	30			ns
t <sub>h(WR)</sub>	Data hold time after WR high	25			ns
t <sub>w(RDL)</sub>	RD low-pulse duration	80			ns
t <sub>w(WRL)</sub>	WR low-pulse duration	60			ns
t <sub>wr(RBLE)</sub>	RBLE↑ to RBLE↓			1	ms

Table 11 Reset (RS) Timing

	Parameter	Test Conditions	Min	Max	Unit
t <sub>dis(R)</sub>	Data bus disable time after RS	$R_L = 825 \Omega$ $C_L = 100 \text{ pF}$		75	ns
t <sub>d12</sub>	Delay time from RS↓ to high-impedance SCLK			200	ns
t <sub>d13</sub>	Delay time from RS↓ to high-impedance DX1, DX0			200	ns
tsu(R)	Reset (RS) setup time prior to CLKOUT		50		ns
tw(R)	RS pulse duration		245		ns

**Table 12 CLKOUT Timing Parameters** 

	Parameter	Test Conditions	Min	Nom	Max	Unit
t <sub>C(C)</sub>	CLKOUT cycle time		195.27	195.31	195.35	ns
t <sub>r(C)</sub>	CLKOUT rise time	$R_L = 825 \Omega$		10		ns
t <sub>f(C)</sub>	CLKOUT fall time	C <sub>L</sub> = 100 pF		8		ns
t <sub>d(MCC)</sub>	Delay time CLKIN↑ to CLKOUT↓		25		60	ns

**Table 13 Transmitter Characteristics** 

Parameter		Test Conditions	Min	Тур	Max	Unit
Fos	Frequency offset	From nominal			±4	Hz
TW	Twist	High/low			±0.6	dB
As	Signal amplitude	Per component	-9.00	-8.00	-7.00	dBm0
T <sub>S</sub>	Time skew	Between components			0.5	ms
Phi	Power due to harmonic distortion and intermodulation	300 to 3400 Hz			-46.5	dBm0

**Table 14 Receiver Characteristics** 

Parameter		Test Conditions	Min	Max	Unit
A <sub>d</sub>	Detect amplitude	Per frequency	-31	-1	dBm0
A <sub>nd</sub>	No-detect amplitude	Per frequency	-38	-31	dBm0
F <sub>d</sub>	Detect with frequency offset	From nominal	±10		Hz
TW <sub>d</sub>	Detect with twist	Adjacent frequencies	±5		dB
		Nonadjacent frequencies	±7		dB
TW <sub>nd</sub>	No detect with twist		±20		dB
T3 <sub>r</sub>	Third R2F tone reject	Relative to highest level frequency	-20		dB
FF <sub>d</sub>	Detect R2B with R2F disturbing	Above lowest level R2B tone (-12.5 dBm0 max.)	13.5		dB
FT <sub>nd</sub>	No detect R2F with 2 out-of-band sine waves	Any frequencies from 330 - 1150 Hz and 2130 - 3400 Hz	-1		dBm0
RT <sub>nd</sub>	No detect R2B with 2 out-of-band sine waves	Any frequencies from 1300-3400 Hz	-1		dBm0
Ton	Tone time	Reject	7		ms
T <sub>int</sub>	Interrupted tone time	Reject	7		ms
Tor	Operate and release time			80	ms




Figure 3 Pin Assignments




Figure 4 External Framing Timing Diagrams




Figure 5 Internal Framing Timing




Figure 6 Reset Timing




Figure 7 Coprocessor Timing




Figure 8 Dual Channel 4-wire Interface Circuit




Figure 9 Package Dimensions



#### **CLARE LOCATIONS**

Clare Headquarters 78 Cherry Hill Drive Beverly, MA 01915 Tel: 1-978-524-6700

Fax: 1-978-524-4900 Toll Free: 1-800-27-CLARE

Clare Micronix Division 145 Columbia

Aliso Viejo, CA 92656-1490 Tel: 1-949-831-4622 Fax: 1-949-831-4628

#### **SALES OFFICES**

#### **AMERICAS**

#### **Americas Headquarters**

Clare

78 Cherry Hill Drive Beverly, MA 01915 Tel: 1-978-524-6700 Fax: 1-978-524-4900 Toll Free: 1-800-27-CLARE

#### **Eastern Region**

Clare

P.O. Box 856 Mahwah, NJ 07430 Tel: 1-201-236-0101 Fax: 1-201-236-8685 Toll Free: 1-800-27-CLARE

#### **Central Region**

Clare Canada Ltd. 3425 Harvester Road, Suite 202 Burlington, Ontario L7N 3N1 Tel: 1-905-333-9066

Fax: 1-905-333-9066

# **Northwestern Region**

Clare

1852 West 11th Street, #348 Tracy, CA 95376 Tel: 1-209-832-4367 Fax: 1-209-832-4732 Toll Free: 1-800-27-CLARE

# Southwestern Region

Clare

2816 Nevis Circle Costa Mesa, CA 92626 Tel: 1-714-556-3661 Fax: 1-714-546-4254 Toll Free: 1-800-27-CLARE

#### Canada

Clare Canada Ltd. 3425 Harvester Road, Suite 202 Burlington, Ontario L7N 3N1

Tel: 1-905-333-9066 Fax: 1-905-333-1824

#### **EUROPE**

#### **European Headquarters**

CP Clare nv Bampslaan 17 B-3500 Hasselt (Belgium) Tel: 32-11-300868 Fax: 32-11-300890

#### **France**

Clare France Sales Lead Rep 99 route de Versailles 91160 Champlan France

Tel: 33 1 69 79 93 50 Fax: 33 1 69 79 93 59

# Germany

Clare Germany Sales ActiveComp Electronic GmbH Mitterstrasse 12 85077 Manching Germany

Tel: 49 8459 3214 10 Fax: 49 8459 3214 29

#### Italy

C.L.A.R.E.s.a.s. Via C. Colombo 10/A I-20066 Melzo (Milano) Tel: 39-02-95737160 Fax: 39-02-95738829

## Sweden

Clare Sales Comptronic AB Box 167 S-16329 Spånga Tel: 46-862-10370 Fax: 46-862-10371

## **United Kingdom**

Clare UK Sales
Marco Polo House
Cook Way
Bindon Road
Taunton
UK-Somerset TA2 6BG

Tel: 44-1-823 352541 Fax: 44-1-823 352797

#### **ASIA PACIFIC**

#### **Asian Headquarters**

Clare Room N1016, Chia-Hsin, Bldg II, 10F, No. 96, Sec. 2 Chung Shan North Road Taipei, Taiwan R.O.C.

Tel: 886-2-2523-6368 Fax: 886-2-2523-6369

# http://www.clare.com

Clare cannot assume responsibility for use of any circuitry other then circuitry entirely embodied in this Clare product. No circuit patent licenses nor indemnity are expressed or implied. Clare reserves the right to change the specification and circuitry, without notice at any time. The products described in this document are not intended for use in medical implantation or other direct life support applications where malfunction may result in direct physical harm, injury or death to a person.

Specification: 40-406-00002, Rev. D
© Copyright 2000, CP Clare Corporation d/b/a Clare All rights reserved. Printed in USA. 07/28/00