

RAIL-TO-RAIL PRECISION OPERATIONAL AMPLIFIER

GENERAL DESCRIPTION

The ALD1712A/ALD1712B/ALD1712 is a monolithic precision operational amplifier intended primarily for a wide range of analog applications in +5V single power supply and $\pm 5V$ dual power supply systems as well as +5V to +10V battery operated systems. All device characteristics are specified for +5V single supply or $\pm 2.5V$ dual supply systems. It is manufactured with Advanced Linear Devices' enhanced AC MOS silicon gate CMOS process and is available as a standard cell in ALD's ASIC "Function-Specific" library.

The ALD1712A/ALD1712B/ALD1712 has an input stage that operates to +300mV above and -300mV below the supply voltages with no adverse effects and/or phase reversals. It has been developed specifically with the 5V single supply or $\pm 2.5V$ dual supply user in mind.

Several important characteristics of the device make many applications easy to implement for these supply voltages. First, the operational amplifier can operate with rail-to-rail input and output voltages. This feature allows numerous analog serial stages to be implemented without losing operating voltage margin. Second, the device was designed to accommodate mixed applications where digital and analog circuits may work off the same 5V power supply. Third, the output stage can drive up to 400pF capacitive, and 1K Ω resistive loads in non-inverting unity gain connection, and up to 4000pF at a gain of 5. These features, coupled with extremely low input currents, high voltage gain, useful bandwidth of 1.5MHz, slew rate of 2.1V/ μ s, low power dissipation, low offset voltage and temperature drift, make the ALD1712A/ALD1712B/ALD1712 a truly versatile, user friendly, operational amplifier.

On-chip offset voltage trimming allows the device to be used without nulling in most applications. The device offers typical offset drift of less than 5 μ V/ $^{\circ}$ C which eliminates many trim or temperature compensation circuits. For precision applications, the ALD1712A/ALD1712B/ALD1712 is designed to settle to 0.01% in 8 μ s. The unique characteristics at input and output are modeled in an available macromodel. Additionally, robust design and rigorous screening make this device especially suitable for operation in temperature-extreme environments and rugged conditions.

FEATURES

- Linear mode operation with input voltages 300mV beyond supply rails
- Symmetrical complementary output drive
- Output voltages to within 2mV of power supply rails
- High load capacitance capability -- 4000pF typical
- No frequency compensation required -- unity gain stable
- Extremely low input bias currents -- 0.01pA typical
- Dual power supply $\pm 2.5V$ to $\pm 5.0V$
- Single power supply +5V to +10V
- High voltage gain -- typically 85V/mV @ $\pm 2.5V$ and 250V/mV @ $\pm 5.0V$
- Drive as low as 1K Ω load with 5mA drive current
- Output short circuit protected
- Unity gain bandwidth of 1.5MHz
- Slew rate of 2.1V/ μ s
- Suitable for rugged, temperature-extreme environments

APPLICATIONS


- Voltage amplifier
- Voltage follower/buffer
- Charge integrator
- Photodiode amplifier
- Data acquisition systems
- High performance portable instruments
- Signal conditioning circuits
- Sensor and transducer amplifiers
- Low leakage amplifiers
- Active filters
- Sample/Hold amplifier
- Picoammeter
- Current to voltage converter
- Coaxial cable driver

ORDERING INFORMATION ("L" suffix denotes lead-free (RoHS))

Operating Temperature Range		
0 $^{\circ}$ C to +70 $^{\circ}$ C	0 $^{\circ}$ C to +70 $^{\circ}$ C	-55 $^{\circ}$ C to 125 $^{\circ}$ C
8-Pin Small Outline Package (SOIC)	8-Pin Plastic Dip Package	8-Pin CERDIP Package
ALD1712ASAL	ALD1712APAL	ALD1712ADA
ALD1712BSAL	ALD1712BPAL	ALD1712BDA
ALD1712SAL	ALD1712PAL	ALD1712DA

* Contact factory for leaded (non-RoHS) or high temperature versions.

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Supply voltage, V^+ _____ 10.6V
Differential input voltage range _____ -0.3V to $V^+ + 0.3V$
Power dissipation _____ 600 mW
Operating temperature range SAL, PAL packages _____ $0^{\circ}C$ to $+70^{\circ}C$
DA package _____ $-55^{\circ}C$ to $+125^{\circ}C$
Storage temperature range _____ $-65^{\circ}C$ to $+150^{\circ}C$
Lead temperature, 10 seconds _____ $+260^{\circ}C$

CAUTION: ESD Sensitive Device. Use static control procedures in ESD controlled environment.

OPERATING ELECTRICAL CHARACTERISTICS

$T_A = 25^{\circ}C$ $V_S = \pm 2.5V$ unless otherwise specified

Parameter	Symbol	1712A			1712B			1712			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
Supply Voltage	V_S V^+	± 2.0 4.0		± 5.0 10.0	± 2.0 4.0		± 5.0 10.0	± 2.0 4.0		± 5.0 10.0	V V	Dual Supply Single Supply
Input Offset Voltage	V_{OS}		0.05	0.15 0.35		0.1	0.25 0.55		0.25	0.5 1.0	mV mV	$R_S \leq 100K\Omega$ $0^{\circ}C \leq T_A \leq +70^{\circ}C$
Input Offset Current	I_{OS}		0.01	10 280		0.01	10 280		0.01	10 280	pA pA	$T_A = 25^{\circ}C$ $0^{\circ}C \leq T_A \leq +70^{\circ}C$
Input Bias Current	I_B		0.01	10 280		0.01	10 280		0.01	10 280	pA pA	$T_A = 25^{\circ}C$ $0^{\circ}C \leq T_A \leq +70^{\circ}C$
Input Voltage Range	V_{IR}	-0.3 -2.8		5.3 +2.8	-0.3 -2.8		5.3 +2.8	-0.3 -2.8		5.3 +2.8	V V	$V^+ = +5$; notes 2,5 $V_S = \pm 2.5V$
Input Resistance	R_{IN}		10^{13}			10^{13}			10^{13}		Ω	
Input Offset Voltage Drift	TCV_{OS}		5			5			5		$\mu V/^{\circ}C$	$R_S \leq 100K\Omega$
Power Supply Rejection Ratio	PSRR	65 65	85 85		65 65	85 85		63 63	85 85		dB dB	$R_S \leq 100K\Omega$ $0^{\circ}C \leq T_A \leq +70^{\circ}C$
Common Mode Rejection Ratio	CMRR	65 65	83 83		65 65	83 83		63 63	83 83		dB dB	$R_S \leq 100K\Omega$ $0^{\circ}C \leq T_A \leq +70^{\circ}C$
Large Signal Voltage Gain	A_V	50 20	85 400		50 20	85 400		50 20	85 400		V/mV V/mV V/mV	$R_L = 10K\Omega$ $R_L \geq 1M\Omega$ $R_L = 10K\Omega$ $0^{\circ}C \leq T_A \leq +70^{\circ}C$
Output Voltage Range	V_O low		0.002	0.01		0.002	0.01		0.002	0.01	V	$R_L = 1M\Omega$ $V^+ = +5V$
	V_O high	4.99	4.998		4.99	4.998		4.99	4.998		V	$0^{\circ}C \leq T_A \leq +70^{\circ}C$
	V_O low V_O high	-2.44 2.35	-2.44 2.44	-2.35	-2.44 2.35	-2.44 2.44	-2.35	-2.44 2.35	-2.44 2.44	-2.35	V V	$R_L = 10K\Omega$ $0^{\circ}C \leq T_A \leq +70^{\circ}C$
Output Short Circuit Current	I_{SC}		8			8			8		mA	
Supply Current	I_S		0.8	1.5		0.8	1.5		0.8	1.5	mA	$V_{IN} = 0V$ No Load
Power Dissipation	P_D		4.0	7.5		4.0	7.5		4.0	7.5	mW	$V_S = \pm 2.5V$
Input Capacitance	C_{IN}		1			1			1		pF	
Bandwidth	BW	1.0	1.5		1.0	1.5		1.0	1.5		MHz	
Slew Rate	S_R	1.4	2.1		1.4	2.1		1.4	2.1		V/ μs	$A_V = +1$ $R_L = 10K\Omega$
Rise time	t_r		0.2			0.2			0.2		μs	$R_L = 10K\Omega$
Overshoot Factor			10			10			10		%	$R_L = 10K\Omega$ $C_L = 100pF$

OPERATING ELECTRICAL CHARACTERISTICS (cont'd)

$T_A = 25^\circ\text{C}$ $V_S = \pm 2.5\text{V}$ unless otherwise specified

Parameter	Symbol	1712A			1712B			1712			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
Maximum Load Capacitance	C_L		400 4000			400 4000			400 4000		pF pF	Gain = 1 Gain = 5
Input Noise Voltage	e_n		26			26			26		nV/ $\sqrt{\text{Hz}}$	f = 1KHz
Input Current Noise	i_n		0.6			0.6			0.6		fA/ $\sqrt{\text{Hz}}$	f = 10Hz
Settling Time	t_s		8.0 3.0			8.0 3.0			8.0 3.0		μs μs	0.01% 0.1% $A_v = -1$ $R_L = 5\text{K}\Omega$ $C_L = 50\text{pF}$

$T_A = 25^\circ\text{C}$ $V_S = \pm 5.0\text{V}$ unless otherwise specified

Parameter	Symbol	1712A			1712B			1712			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
Power Supply Rejection Ratio	PSRR		83			83			83		dB	$R_S \leq 100\text{K}\Omega$
Common Mode Rejection Ratio	CMRR		83			83			83		dB	$R_S \leq 100\text{K}\Omega$
Large Signal Voltage Gain	A_v		250			250			250		V/mV	$R_L = 10\text{K}\Omega$
Output Voltage Range	$V_{O \text{ low}}$ $V_{O \text{ high}}$	4.80	-4.90 4.93	-4.80	4.80	-4.90 4.93	-4.80	4.80	-4.90 4.93	-4.80	V	$R_L = 10\text{K}\Omega$
Bandwidth	B_W		1.7			1.7			1.7		MHz	
Slew Rate	S_R		2.8			2.8			2.8		V/ μs	$A_v = +1$ $C_L = 50\text{pF}$





$V_S = \pm 2.50\text{V}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ unless otherwise specified

Parameter	Symbol	1712ADA			1712BDA			1712DA			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
Input Offset Voltage	V_{OS}		0.5	1.0		0.8	1.5		1.2	2.5	mV	$R_S \leq 100\text{K}\Omega$
Input Offset Current	I_{OS}			4.0			4.0			4.0	nA	
Input Bias Current	I_B			4.0			4.0			4.0	nA	
Power Supply Rejection Ratio	PSRR	60	83		60	83		60	83		dB	$R_S \leq 100\text{K}\Omega$
Common Mode Rejection Ratio	CMRR	60	83		60	83		60	83		dB	$R_S \leq 100\text{K}\Omega$
Large Signal Voltage Gain	A_v	10	25		10	25		10	25		V/mV	$R_L = 10\text{K}\Omega$
Output Voltage Range	$V_{O \text{ low}}$ $V_{O \text{ high}}$	4.8	0.1 4.9	0.2	4.8	0.1 4.9	0.2	4.8	0.1 4.9	0.2	V V	$R_L \leq 10\text{K}\Omega$ $R_L \leq 10\text{K}\Omega$









Design & Operating Notes:

1. The ALD1712A/ALD1712B/ALD1712 CMOS operational amplifier uses a 3 gain stage architecture and an improved frequency compensation scheme to achieve large voltage gain, high output driving capability, and better frequency stability. In a conventional CMOS operational amplifier design, compensation is achieved with a pole splitting capacitor together with a nulling resistor. This method is, however, very bias dependent and thus cannot accommodate the large range of supply voltage operation as is required from a stand alone CMOS operational amplifier. The ALD1712A/ALD1712B/ALD1712 is internally compensated for unity gain stability using a novel scheme that does not use a nulling resistor. This scheme produces a clean single pole roll off in the gain characteristics while providing for more than 70 degrees of phase margin at the unity gain frequency. A unity gain buffer using the ALD1712A/ALD1712B/ALD1712 will typically drive 400pF of external load capacitance without stability problems. In the inverting unity gain configuration, it can drive up to 800pF of load capacitance. Compared to other CMOS operational amplifiers, the ALD1712A/ALD1712B/ALD1712 has shown itself to be more resistant to parasitic oscillations.
2. The ALD1712A/ALD1712B/ALD1712 has complementary p-channel and n-channel input differential stages connected in parallel to accomplish rail to rail input common mode voltage range. This means that with the ranges of common mode input voltage close to the power supplies, one of the two differential stages is switched off internally. To maintain compatibility with other operational amplifiers, this switching point has been selected to be about 1.5V above the negative supply voltage. Since offset voltage trimming on the ALD1712A/ALD1712B/ALD1712 is made when the input voltage is symmetrical to the supply voltages, this internal switching does not affect a large variety of applications such as an inverting amplifier or non-inverting amplifier with a gain larger than 2.5 (5V operation), where the common mode voltage does not make excursions below this switching point. The user should
- however, be aware that this switching does take place if the operational amplifier is connected as a unity gain buffer and should make provision in his design to allow for input offset voltage variations.
3. The input bias and offset currents are essentially input protection diode reverse bias leakage currents, and are typically less than 1pA at room temperature. This low input bias current assures that the analog signal from the source will not be distorted by input bias currents. Normally, this extremely high input impedance of greater than $10^{12}\Omega$ would not be a problem as the source impedance would limit the node impedance. However, for applications where source impedance is very high, it may be necessary to limit noise and hum pickup through proper shielding.
4. The output stage consists of class AB complementary output drivers, capable of driving a low resistance load. The output voltage swing is limited by the drain to source on-resistance of the output transistors as determined by the bias circuitry, and the value of the load resistor. When connected in the voltage follower configuration, the oscillation resistant feature, combined with the rail to rail input and output feature, makes an effective analog signal buffer for medium to high source impedance sensors, transducers, and other circuit networks.
5. The ALD1712A/ALD1712B/ALD1712 operational amplifier has been designed to provide full static discharge protection. Internally, the design has been carefully implemented to minimize latch up. However, care must be exercised when handling the device to avoid strong static fields that may degrade a diode junction, causing increased input leakage currents. In using the operational amplifier, the user is advised to power up the circuit before, or simultaneously with, any input voltages applied and to limit input voltages to not exceed 0.3V of the power supply voltage levels.

TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS (cont'd)




TYPICAL APPLICATIONS

RAIL-TO-RAIL VOLTAGE FOLLOWER/BUFFER




RAIL-TO-RAIL WAVEFORM




Performance waveforms.
Upper trace is the output of a Wien Bridge Oscillator. Lower trace is the output of Rail-to-Rail voltage follower.

LOW OFFSET SUMMING AMPLIFIER



RAIL-TO-RAIL VOLTAGE COMPARATOR



WIEN BRIDGE OSCILLATOR (RAIL-TO-RAIL) SINE WAVE GENERATOR






PHOTO DETECTOR CURRENT TO VOLTAGE CONVERTER






ULTRA LONG TIME CONSTANT INTEGRATOR



SOIC-8 PACKAGE DRAWING



8 Pin Plastic SOIC Package



Dim	Millimeters		Inches	
	Min	Max	Min	Max
A	1.35	1.75	0.053	0.069
A ₁	0.10	0.25	0.004	0.010
b	0.35	0.45	0.014	0.018
C	0.18	0.25	0.007	0.010
D-8	4.69	5.00	0.185	0.196
E	3.50	4.05	0.140	0.160
e	1.27 BSC		0.050 BSC	
H	5.70	6.30	0.224	0.248
L	0.60	0.937	0.024	0.037
Ø	0°	8°	0°	8°
S	0.25	0.50	0.010	0.020

PDIP-8 PACKAGE DRAWING


8 Pin Plastic DIP Package



Dim	Millimeters		Inches	
	Min	Max	Min	Max
A	3.81	5.08	0.105	0.200
A ₁	0.38	1.27	0.015	0.050
A ₂	1.27	2.03	0.050	0.080
b	0.89	1.65	0.035	0.065
b ₁	0.38	0.51	0.015	0.020
c	0.20	0.30	0.008	0.012
D-8	9.40	11.68	0.370	0.460
E	5.59	7.11	0.220	0.280
E ₁	7.62	8.26	0.300	0.325
e	2.29	2.79	0.090	0.110
e ₁	7.37	7.87	0.290	0.310
L	2.79	3.81	0.110	0.150
S-8	1.02	2.03	0.040	0.080
Ø	0°	15°	0°	15°

CERDIP-8 PACKAGE DRAWING

8 Pin CERDIP Package



Dim	Millimeters		Inches	
	Min	Max	Min	Max
A	3.55	5.08	0.140	0.200
A ₁	1.27	2.16	0.050	0.085
b	0.97	1.65	0.038	0.065
b ₁	0.36	0.58	0.014	0.023
C	0.20	0.38	0.008	0.015
D-8	--	10.29	--	0.405
E	5.59	7.87	0.220	0.310
E ₁	7.73	8.26	0.290	0.325
e	2.54 BSC		0.100 BSC	
e ₁	7.62 BSC		0.300 BSC	
L	3.81	5.08	0.150	0.200
L ₁	3.18	--	0.125	--
L ₂	0.38	1.78	0.015	0.070
S	--	2.49	--	0.098
Ø	0°	15°	0°	15°