SN54ALS465A THRU SN54ALS468A SN74ALS465A THRU SN74ALS468A OCTAL BUFFERS WITH 3-STATE OUTPUTS

SDAS223 - D2661, APRIL 1982 - REVISED MAY 1986


- Mechanically and Functionally Interchangeable With DM71/81LS97 and DM71/81LS98
- P-N-P Inputs Reduce Bus Loading
- 3-State Outputs Rated at I_{OL} of 12 mA and 24 mA for SN54ALS' and SN74ALS', Respectively
- Package Options Include Plastic Small Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

DEVICE	DATA PATH
'ALS465A	True
'ALS466A	Inverting
'ALS467A	True
'ALS468A	Inverting


description

These octal buffers utilize the latest advanced low-power Schottky technology. The 'ALS465A and 'ALS466A have a two-input active-low AND enable gate controlling all eight data buffers. The 'ALS467A and 'ALS468A have two separate active-low enable inputs each controlling four data buffers. In each case, a high level on any \overline{G} places the affected outputs at high impedance.

SN54ALS465A, SN54ALS466A . . . J PACKAGE SN74ALS465A, SN74ALS466A . . . DW OR N PACKAGE (TOP VIEW)




SN54ALS465A, SN54ALS466A . . . FK PACKAGE (TOP VIEW)




The SN54ALS465A, SN54ALS466A, SN54ALS467A, and SN54ALS468A are characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALS465A, SN74ALS466A, SN74ALS467A, and SN74ALS468A are characterized for operation from 0°C to 70°C.

SN54ALS467A, SN54ALS468A . . . J PACKAGE SN74ALS467A, SN74ALS468A . . . DW OR N PACKAGE (TOP VIEW)





SN54ALS467A, SN54ALS468A . . . FK PACKAGE (TOP VIEW)




SDAS223 - D2661, APRIL 1982 - REVISED MAY 1986


logic symbols†






logic diagrams (positive logic)







[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.


logic symbols†







logic diagrams (positive logic)









[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.

SN54ALS465A THRU SN54ALS468A SN74ALS465A THRU SN74ALS468A OCTAL BUFFERS WITH 3-STATE OUTPUTS

SDAS223 - D2661, APRIL 1982 - REVISED MAY 1986

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}		7 V
Input voltage		7 V
Voltage applied to a disabled 3-state of	output	5.5 V
Operating free-air temperature range:	SN54ALS465A thru SN54ALS468A	-55°C to 125°C
	SN74ALS465A thru SN74ALS468A	0°C to 70°C
Storage temperature range		-65°C to 150°C

recommended operating conditions

			SN54ALS465A SN74ALS465A THRU THRU SN54ALS468A SN74ALS468A MIN NOM MAX MIN NOM MAX		THRU			UNIT
		MIN			MAX			
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.7			0.8	V
IOH	High-level output current			-12			-15	mA
la.	Lave lavel autout august			12			24	mA
IOL Low-level output current	Low-level output current						48†	IIIA
TA	Operating free-air temperature	-55		125	0		70	°C

 $^{^\}dagger$ The extended limit applies only if V_{CC} is maintained between 4.75 V and 5.25 V.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS		AMETER TEST CONDITIONS			4ALS46 THRU 4ALS46		SN7	4ALS469 THRU 4ALS468		UNIT
				MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX			
٧ıĸ		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.5			-1.5	V		
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V _{CC} -2					
\/o		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		V		
VOH		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -12 \text{ mA}$	2						V		
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -15 \text{ mA}$				2					
		$V_{CC} = 4.5 \text{ V},$	I _{OL} = 12 mA		0.25	0.4		0.25	0.4			
VOL	V _{CC} = 4.5 V,	I _{OL} = 24 mA					0.35	0.5	V			
		$(I_{OL} = 48 \text{ mA} - 1 \text{ versions})$						0.35	0.5			
lozh		V _{CC} = 5.5 V,	V _O = 2. 7 V			20			20	μА		
I _{OZL}		$V_{CC} = 5.5 \text{ V},$	V _O = 0.4 V			-20			-20	μΑ		
Ιį		V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA		
lн		V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ		
Ι _Ι L		V _{CC} = 5.5 V,	V _I = 0 .4 V			-0.1			-0.1	mA		
IO§		$V_{CC} = 5.5 \text{ V},$	V _O = 2.25 V	-30		-112	-30		-112	mA		
	'ALS465A VCC = 5.5 V	Outputs high		11	21		11	16				
		'ALS465A		19	33		19	28	mA			
		Outputs disabled		23	38		23	33				
Icc	1A1 C466A	141.04004	Outputs high		7	15		7	10	\vdash		
	'ALS466A 'ALS468A	V _{CC} = 5.5 V	Outputs low		16	29		16	24	mA		
	ALS400A		Outputs disabled		19	32		19	27			

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



The 48-mA limit applies for SN74ALS465A-1, SN74ALS466A-1, SN74ALS467A-1, and SN74ALS468A-1 only.

SDAS223 - D2661, APRIL 1982 - REVISED MAY 1986

'ALS465A, 'ALS467A switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V C R R	UNIT			
			SN54AI	_S465A	SN74ALS465A		
			SN54AI	LS467A	SN74ALS467A		
			MIN	MAX	MIN	MAX	
^t PLH	А	Y	2	16	2	13	ns
^t PHL	A	ı	4	15	4	12	115
^t PZH	G	Any Y	4	27	4	23	ns
t _{PZL}	G	Ally I	5	30	5	25	115
^t PHZ	G	Any Y	2	12	2	10	ns
tPLZ		G Any f	3	21	3	18	115

'ALS466A, ALS468A switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	то (оитрит)	V C R R	UNIT			
			1	_S466A	SN74ALS466A		
			SN54AI	_S468A	SN74ALS468A		
			MIN	MAX	MIN	MAX	
t _{PLH}	А	Υ	3	14	3	12	ns
^t PHL	A	I	2	11	2	9	115
^t PZH	G	Any Y	4	21	4	16	ns
t _{PZL}		Ally I	7	25	7	23	115
^t PHZ	G	Any Y	2	12	2	10	ns
t _{PLZ}	G	Ally f	2	20	2	17	115

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated